DS33X11 Demo Kit - Part Number Search - Maxim Integrated · 9. SCHEMATICS ... DS33X11 DEMO KIT ......
39
_____________________________________________ Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. DS33X11 Demo Kit General Description The DS33X11 demo kit (DK) is an easy-to-use evaluation board for the DS33X11 Ethernet-over-PDH device. The demo kit contains an option for either T3/E3 or T1/E1 serial links. All PDH links are complete with line interface, transformers, and network connections. Maxim’s ChipView software is provided with the demo kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status. Windows is a registered trademark of Microsoft Corp. Ordering Information PART TYPE DS33X11DK Demo card, T3/E3, T1/E1 Demo Kit Contents DS33X11DK Main Board CD-ROM Includes: ChipView Software and Manual DS33X11DK Data Sheet Configuration Files Features ♦ Demonstrates Key Functions of DS33X11 Ethernet Transport Chipset ♦ Includes DS26521 T1/E1 SCT, DS3170 T3/E3 SCT, Transformers, BNC, and RJ48 Network Connectors and Termination ♦ Includes Ethernet PHY Supporting 10/100 and Gigabit Modes ♦ Provides Support for Hardware and Software Modes ♦ On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33X11, DS26528, DS3170, and PHY Registers ♦ All DS33X11 Interface Pins are Easily Accessible for External Data Source/Sink ♦ LEDs for Loss-of-Signal, Ethernet Link, Tx/Rx, and Interrupt Status ♦ Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs Demo Kit Board Rev: 030508
Transcript of DS33X11 Demo Kit - Part Number Search - Maxim Integrated · 9. SCHEMATICS ... DS33X11 DEMO KIT ......
_____________________________________________ Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
DS33X11 Demo Kit
General Description
The DS33X11 demo kit (DK) is an easy-to-use evaluation board for the DS33X11 Ethernet-over-PDH device. The demo kit contains an option for either T3/E3 or T1/E1 serial links. All PDH links are complete with line interface, transformers, and network connections. Maxim’s ChipView software is provided with the demo kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status. Windows is a registered trademark of Microsoft Corp.
Ordering Information
PART TYPE DS33X11DK Demo card, T3/E3, T1/E1
Demo Kit Contents
DS33X11DK Main Board CD-ROM Includes:
ChipView Software and Manual DS33X11DK Data Sheet Configuration Files
Features
♦ Demonstrates Key Functions of DS33X11 Ethernet Transport Chipset
♦ Includes DS26521 T1/E1 SCT, DS3170 T3/E3 SCT, Transformers, BNC, and RJ48 Network Connectors and Termination
♦ Includes Ethernet PHY Supporting 10/100 and Gigabit Modes
♦ Provides Support for Hardware and Software Modes
♦ On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33X11, DS26528, DS3170, and PHY Registers
♦ All DS33X11 Interface Pins are Easily Accessible for External Data Source/Sink
♦ LEDs for Loss-of-Signal, Ethernet Link, Tx/Rx, and Interrupt Status
♦ Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs
Demo Kit Board
Rev: 030508
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 2 of 39
Table of Contents
1. SYSTEM FLOORPLAN ......................................................................................................4
2. PCB ERRATA.....................................................................................................................4
3. FILE LOCATIONS ..............................................................................................................5
4. BASIC OPERATION...........................................................................................................6 4.1 POWERING UP THE DEMO KIT..........................................................................................................6
4.1.1 General .................................................................................................................................................. 6 4.2 BASIC DS33X11 INITIALIZATION ......................................................................................................6
4.2.1 Additional Configuration for DS33X11 ................................................................................................... 7 4.3 MONITOR AND CAPTURE ETHERNET TRAFFIC ...................................................................................7
5. LEDS, CONFIGURATION SWITCHES, JUMPERS, AND CONNECTORS .......................7
6. REGISTER ACCESS........................................................................................................10 6.1 ADDRESS MAP ..............................................................................................................................10 6.2 CONTROL THROUGH EXTERNAL PROCESSOR.................................................................................10 6.3 SPI MODE ....................................................................................................................................10 6.4 MAC AND PHY REGISTERS...........................................................................................................10
7. ADDITIONAL INFORMATION/RESOURCES ..................................................................11 7.1 DS33X11 INFORMATION ...............................................................................................................11 7.2 DS33X11DK INFORMATION ..........................................................................................................11 7.3 TECHNICAL SUPPORT ....................................................................................................................11
8. COMPONENT LIST ..........................................................................................................12
9. SCHEMATICS ..................................................................................................................19
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 3 of 39
List of Figures Figure 1-1. DS33X11 System Floorplan...................................................................................................................... 4
List of Tables Table 3-1. File Details.................................................................................................................................................. 5 Table 5-1. Main Board PCB Configuration .................................................................................................................. 7 Table 6-1. Overview of Daughter Card Address Map................................................................................................ 10 Table 8-1. Component List ........................................................................................................................................ 12
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 4 of 39
1. System Floorplan
Figure 1-1. DS33X11 System Floorplan
2. PCB Errata
DS33X11DK01A0 board errata: • SSTL_TESTI pin should have been pulled high (done via rework). • Needs a reset controller (added by rework). • Silkscreen at JP21 was backwards (fixed by swapping oscillators to make silkscreen correct). • Three-pin bias jumpers are missing +- silkscreen. DS33X11DK02A0 board errata: • There are no errata for DS33X11DK02A0.
MICROPROCESSOR
10/100/1000 ETHERNET PHY AND MAGNETICS
LEDs
SERIAL PORT (57600-8-N-1)
DS33X11
DS3170 T3/E3 TRANSFORMER AND NETWORK
CONNECTIONS (T3/E3)
SPI C
ONFI
G JU
MPER
S
JUMPERS FOR ETHERNET CONFIG
DDR
TEST POINTS
FET SWITCH + TEST POINTS
DS26521 T1/E1 TRANSFORMER AND NETWORK
CONNECTIONS (T1/E1) USB
DRIV
ER
CONF
IGUR
ATIO
N
CLOCK SELECT, PHY CONFIG
POWER (5V)
DS33X11 DEMO KIT
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 5 of 39
3. File Locations
This demo kit relies upon several supporting files, which are provided on the CD-ROM and are available as a zip file from the Maxim website at www.maxim-ic.com/DS33X11DK. All locations are given relative to the top directory of the CD-ROM/zip file. The DS33X11, DS3170, and DS26521 register definition files and configuration files are listed in Table 3-1.
Table 3-1. File Details FILE NAME FILE USAGE
.\DS33X11_cfg_demo_gui\_ds33x161_GlobalMicroport.def
Top-level definition file to select in ChipView’s register mode. This file will autoload the remaining definition files for the DS33X11. (Note that the wan files still need to be loaded (either DS).)
.\DS33X11_cfg_demo_gui\ds33x161_Lan.def
.\DS33X11_cfg_demo_gui\ds33x161_BufferMan.def
.\DS33X11_cfg_demo_gui\ds33x161_EncapDecap.def
.\DS33X11_cfg_demo_gui\ds33x161_Vcat.def
.\DS33X11_cfg_demo_gui\ds33x161_SerialPort.def
DS33X11 dependent files. These are called by the _ds33x161_GlobalMicroport.def file listed above.
.\DS33X11_cfg_demo_gui\ds33x11_lan_T3wan_ext.mfg File for manually configuring the DS33X11 to interface with the DS3170.
.\DS33X11_cfg_demo_gui\ds33x11_lan_T1wan_ext.mfg File for manually configuring the DS33X11 to interface with the DS26521.
.\DS33X11_cfg_demo_gui\x11_wan1.eset GUI interface for loading settings when running the Xchip plug-in (launched from the Tools menu of the ChipView program).
.\DS33X11_cfg_demo_gui\te3_ds3170\ds3170_evbrd.def Top-level definition file to select the DS3170 T3/E3 transceiver. This file will autoload the remaining definition files for the DS3170.
.\DS33X11_cfg_demo_gui\te3_ds3170\misc1_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\feac_frac_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\ttrace_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\ds3_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\e3751_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\e3832_p1.def
.\DS33X11_cfg_demo_gui\te3_ds3170\port1.def
DS3170 dependent files. These are called by the ds3170_evbrd.def file listed above.
.\DS33X11_cfg_demo_gui\te3_ds3170\70_t3_sct_needscoaxlb.mfg Configuration file for T3 mode.
.\DS33X11_cfg_demo_gui\ds26521\DS26521_GLOBAL_T1.def
Top-level definition file to select the DS26521 T1/E1 transceiver. This file will autoload the remaining definition files for the DS26521.
.\DS33X11_cfg_demo_gui\ds26521\DS26521_1_LIU_BERT.def
.\DS33X11_cfg_demo_gui\ds26521\DS26521_1_T1.def
DS26521dependent files. These are called by DS26521_GLOBAL_T1.def file listed above.
.\DS33X11_cfg_demo_gui\ds26521\t1_config.mfg Configuration file for T1 mode.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 6 of 39
4. Basic Operation
Note: In the following sections, software-related items are identified by bolding. Text in bold refers to items directly from the demo kit (DK) software. Text in bold and underlined refers to items from the Windows operating system.
4.1 Powering Up the Demo Kit
• Connect the PCB power jack to the wall adapter. • Connect the RS232 serial cable or USB cable between the host PC and the demo kit. • Verify that the jumpers are configured as described in Table 5-1.
4.1.1 General
• Upon power-up the power LEDs (DS33, DS34, DS35 green) will be lit. Transceiver RLOS + LTC LED (DS38, DS37 red) will be lit.
• PHY LINK LED (DS07 green) should be lit if the Ethernet is connected. Ensure that the JP15 (DS33X11 RefClk) setting matches link mode. For Gigabit mode JP15 should be set to drive RefClk with 125MHz. For 10/100Mb modes, RefClk should be driven with 25MHz.
Following are several basic system initializations.
4.2 Basic DS33X11 Initialization
This section covers three basic methods for configuring the DS33X11. 1) Device Driver-Based Configuration. If the pins J50.1+J50.2 are unjumpered, the device driver will auto
configure the DS33X11 upon power-up. This enables traffic to pass from the Ethernet port to the serial port. Refer to the device driver documentation for further details.
2) Register-Based Configuration—T1 Mode a) Install jumper J50.1+J50.2 to disable device drivers, and then reset the board. Ensure that
J50.9+J50.10 is not installed. b) Launch ChipView.exe and select Register View. c) When prompted for a definition file, pick the file named _ds33x161_GlobalMicroport.def, Six
additional definition files will load. d) Go to the File menu and select File→Definition File. When prompted, select
DS26521_GLOBAL_T1.def. e) Go to the File menu and select File→Memory Config File→Load .MFG file. When prompted, select
the file named ds33x11_lan_T1wan_ext.mfg. f) Go to the File menu and select File→Memory Config File→Load .MFG file. When prompted, select
the file named t1_config.mfg. 3) Register-Based Configuration—T3 Mode
a) Install Jumper J50.1+J50.2 to disable device drivers, and then reset the board. Ensure that J50.9+J50.10 is installed.
b) Launch ChipView.exe and select Register View. c) When prompted for a definition file, pick the file named _ds33x161_GlobalMicroport.def. Six
additional definition files will load. d) Go to the File menu and select File→Definition File. When prompted select ds3170_evbrd.def. e) Go to the File menu and select File→Memory Config File→Load .MFG file. When prompted,
select the file named ds33x11_lan_T3wan_ext.mfg. f) Go to the File menu and select File→Memory Config File→Load .MFG file. When prompted,
select the file named 70_t3_sct_needscoaxlb.mfg.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 7 of 39
4.2.1 Additional Configuration for DS33X11
• Using a patch or crossover cable, connect the Ethernet connector to an ordinary PC or network test equipment. This should cause the link LED to turn on.
• Place a loopback connector at the T1E1 network side; RLOS and LTC LEDs should go out (DS38, DS37). • At this point any packets sent to the DS33X11 are echoed back. Incoming packets (i.e., ping) should cause
the Activity LED to blink. • Note that ChipView.exe display settings can be changed using the Options→Settings menu.
4.3 Monitor and Capture Ethernet Traffic
• Although ping is mentioned, it is not recommended. The ping command goes through the computer’s TCPIP stack and sometimes will not be sent out the PC’s network connector (i.e., if the PC’s ARP cache is out of date). Additionally, ping requires two PCs, as a PC with only one adapter cannot ping itself (a local ping gets sent to “local host” instead of out the connector). However, ping is still a valuable test once the prototyping stage is complete.
• Generation and capture of arbitrary (raw) packets can be accomplished using CommView. A time-limited demo is available at www.tamos.com/products/commview.
• Wireshark is an excellent (and free) packet capture utility. Download is available at www.wireshark.org. • Adding additional Ethernet ports to a PC is rather simple when a USB-to-Ethernet adapter is used. This
allows for end-to-end testing using a single PC. When using two adapters the PC has a different IP address for each adapter. Test equipment allows selection of either adapter. Operating -system-based network traffic is sent out of the default adapter; usually this is the adapter that has recently had connection to a live network.
5. LEDs, Configuration Switches, Jumpers, and Connectors
The DS33X11DK has several configuration switches, oscillators, and jumpers. Table 5-1 provides a description of these signals, given in order of appearance on the PC board, from top to bottom and then left to right (with the board held so that the RS232 and USB connectors are on the right-hand side of the board).
Table 5-1. Main Board PCB Configuration SILKSCREEN REFERENCE FUNCTION BASIC SETTING SCHEMATIC
PAGE DESCRIPTION
J44+J45 WAN Network Connection — 40
T3/E3 jumpers for network interface. Used with 2-pin coax adapter (provided).
J47 WAN Network Connection — 42 T1/E1 RJ45 connector for network
interface.
J46 Power Jack — 28 System power. Always connected to 5V wall adapter (provided).
J43 USB — 32 USB interface.
J51 RS232 DB9 Connector — 32 RS232 DB9 connector, operates in ASCII mode at 57.6K,8,N,1.
DS33, DS34, DS35 LED ON 35
Power OK LEDs for 1.8V, 2.5V, and 3.3V power supplies. All three LEDs must be lit.
J48+J49 Test Points Not used 42
Address Data Bus Test Points. See Section 6.2 regarding control by external processor. Silkscreen for these signals is provided a few inches to the left of the signals.
YB08 (PCB solder side) Oscillator — 40
Oscillator for T3/E3 MCLK. Silkscreen and target are provided on top side of PCB.
DS36 LED User setting (OFF) 40 DS3170 general-purpose I/O LED. Not
configured by ini files.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 8 of 39
SILKSCREEN REFERENCE FUNCTION BASIC SETTING SCHEMATIC
PAGE DESCRIPTION
J50 Configuration
• P1+P2: Jumper to enable drivers (remove to disable drivers). • P3+P4: Jumper to enable interrupt handlers (this jumper is only valid
when drivers are enabled). • P5+P6: Jumper to set for looptime—WAN TxClock driven by RxClock.
Remove to set for source time WAN TxClock driven by oscillator (this jumper is only valid when drivers are enabled).
• P7+P8: Reserved, currently has no impact on system. • P9+P10: Jumper to enable T3/E3 mode, remove jumper to set T1/E1
mode. This jumper controls FET switches U22 and UB34.
J52 FPGA JTAG Not used 34 JTAG Test Points for Lattice FPGA. Not shared with other devices.
J53 Test Point — 41
DS26521 Test Points (see silkscreen at top of board). TCLK, REFCLKIO, TSYSCLK, TSIG, RSYSCLK, TSSYNCIO, TSER, RM_RFSYNC, RSIG.
DS37–DS38 DS26521 LEDs — 41
DS26521 LTC and RLOS Pins. Should be off when configured and connected to another device. Check TCLK setting if LEDs flicker on/off.
JP16 Bias PHY ManMDIX Jumper P1+2 (high) 37
Default MDIX Setting. P1+2 PHY is set to straight mode; P2+3 PHY is in crossover mode.
JP17 Bias PHY MultiEn Jumper P1+2 (high) 37
PHY Advertisement Setting. P2+3 selects multiple node priority (switch or hub). P1+2 selects single node priority (NIC).
JP18 Bias PHY MdixEn Jumper P2+3 (low) 37 P2+3 enables pair swap mode. P1+3
disables pair swap mode.
JP19 Bias PHY MacClkEn Jumper P2+3 (low) 37
P2+3 PHY clock to MAC output is enabled. P1+2 PHY clock to MAC output is disabled.
JP20 PHY Clock In Jumper P1+2 (high) 38
PHY Clock Input. Always set for P1+2, driving PHY with 25MHz oscillator. Setting P2+3 would drive with DS33X11 RefClk and work in MII mode, but not in GMII mode (this jumper is removed in DS33X11DK02A0).
YB09 (PCB solder side) 125MHz Oscillator Not populated 24
125MHz Oscillator. Can be jumpered to DS33X11 RefClk. This oscillator is not populated. In GMII mode RefClk is driven by PHY clock out (using jumper JP101).
YB10 (PCB solder side) 25MHz Oscillator — 24
25MHz Oscillator. Used for PHY clock in (MII+GMII). Used for DS33X11 RefClk in MII mode.
YB11 125MHz Oscillator — 24 DS33X11 SysClock. JB05+JB04
(PCB solder side) Connector/Test Points — 36 Test Points for interface signals between PHY and DS33X11.
J54 DS33X11 Test Points — 22 Test Points for RGCLK, RSYNC, RDAT, TGCLK, TSYNC, TDAT.
JP15, JP101 DS33X11 RefClk JP15.1+JP15.2, JP101 installed 24
JP15 selects DS33X11 RefClk source: • JP15.1+2 to select PHY MacClkOut
(GMII mode). • JP15.2+3 to select 25MHz oscillator
(MII mode). JP101 should always be installed as it connects MacClkOut to JP15.1.
J2 Ethernet Connection — 38 RJ45 Ethernet Connector. Used in 10/100 and Gigabit modes.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 9 of 39
SILKSCREEN REFERENCE FUNCTION BASIC SETTING SCHEMATIC
PAGE DESCRIPTION
JP26 Bias PHY ANEN Jumper P2+3 (high) 38 Jumper P2+3 to enable auto
negotiation.
JP24 Bias PHY Duplex Jumper P2+3 (high) 38 Jumper P2+3 to enable full duplex.
Jumper P1.2 to force half duplex.
JP27+JP26 Bias PHY Speed1 + Speed0
Jumper P1+2 (low) P1+2 (low)
38
If auto negotiation is enabled, this setting advertises capability for 10/100/1000 speeds. If auto negotiation is disabled, this setting forces 10Mb mode.
JP25 Bias PHY NonIEEE Jumper P2+3 (high) 38 Jumper P2+3 to enable IEEE-compliant
operation. DS41 LED Duplex — 36 LED is on in full-duplex mode.
DS46+42 DS47+43 DS48+45
LED Link Speed 1 of the 6 should
be lit (when linked)
36
LED to indicate link speed—1000Mbps, 100Mbps, or 10Mbps. Only one of the six LEDs should be lit. See the JP15+JP101 description for setting in GMII vs. MII mode.
DS44+39 LED Activity — 36 Flashes for PHY TX-RX activity.
J57 JTAG Jumpered P1+3 P7+9 27
JTAG for DS33X11, DS26521, and DS3170. DS33X11 can be isolated from DS26521 and DS3170. Jumpers on P1+3 and P7+9 prevent the devices from entering JTAG mode.
JP21 Jumper P2+3 for 1.544MHz. YB12, YB13 DS26521 MCLK Select Jumpered P2+3 42 Jumper P1+2 for 2.048MHz.
J55.1–J55.8 DS33X11 SPI Test Points
Jumpered P1+2 P3+4 P5+6 P7+8
27
SPI Test Points for DS33X11. The first four jumpers are installed to connect the DS33X11 to the processor SPI port (MISO, MOSI, SCLK, CS).
J55.9+J55.10 DS33X11 Bias SPI SWAP
Jumpered P9+10 (high) 27
Processor default is to transfer MSB first. Jumper P9+10 to match this setting.
J55.11–J55.14 DS33X11
Bias SPI CPHA Bias SPI CPOL
Both jumpered 27 Processor default is to have normal phase and idle high. See the SPI section (Section 6.3) for further detail.
DS40 LED — 27 DS33X11 interrupt LED.
JP22 DS33X11 Bias RMII
Jumpered P1+2 (low) 27
Jumper P1+2 for MII mode. Jumper P2+3 for RMII mode (RMII mode is not available in this demo kit).
JP28 DS33X11 Bias DCE
Jumpered P1+2 (low) 27
Jumper P1+2 for DTE mode. Jumper P2+3 for DCE mode. (This demo kit does not support DCE mode.)
J58 OnCe Not used 32 OnCe debug connector for MMC2107 microcontroller.
JB06 (PCB solder side) Flash VPP Not used 32 For programming flash memory.
DS50 LED ON 32 LED to display kit status. Should be on.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 10 of 39
6. Register Access
6.1 Address Map
The external device address space begins at 0x81000000. All offsets given in Table 6-1 are relative to this offset. Table 6-1. Overview of Daughter Card Address Map
OFFSET DEVICE DESCRIPTION
0X0000 to 0X0087 FPGA Processor board identification.
0X1000 to 0X1FFF — Reserved.
0X4000 to 0X5FFF DS26521 DS26521 T1/E1 device. Uses CS_X2.
0X8000 to 0X9FFF DS3170 DS3170 T3/E3 device. Uses CS_X4.
All device registers can be easily modified using the ChipView host-based user-interface software with the definition files previously mentioned.
6.2 Control Through External Processor The demo kit is intended to be controlled using the on-board microcontroller and a host PC. However, the demo kit has jumper points to allow it to be controlled by an external processor. The DS33X11 can be controlled in SPI mode by attaching to the signals at J55 pins 2, 4, 6, 8. The transceivers (DS26521 and DS3170) can be controlled by jumpering J49.12+14. Doing so pulls up the tristate_bus signal and places the FPGA in a high-impedance mode (see the Address Map section).
6.3 SPI Mode The DS33X11 uses SPI mode and is addressed differently than devices that use a parallel address/data bus. The DS33X11 does not have an address offset. Its base address starts at 0x00. Table 5-1 details the default bias levels for SPI configuration pins. To change these settings the processor’s SPI settings must also change. The processor SPI settings can be changed in ChipView’s terminal mode using the SPISG S function.
6.4 MAC and PHY Registers The MAC and PHY are accessed indirectly. This process is automated by the indirect register module. To load this module, first select the DS33X162 device driver demo plugin using the Tools→Plugins menu. Once the device driver demo loads, select the indirect register module from the Tools→Indirect register menu. The first tab of the menu has a selection for the device bus mode. Select SPI mode when using the DS33X11. To test that the indirect register section is working, try to reset the PHY. Select the PHY tab, change the Padd field to 00001 to select the PHY at MDIO address 1. In the Data write field enter 00 00 80 00. Click the Write PHY button. At this point the link LED of the PHY should go out (and turn back on in a few seconds).
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 11 of 39
7. Additional Information/Resources
7.1 DS33X11 Information For more information about the DS33X11, refer to the DS33X11 data sheet available on our website at www.maxim-ic.com/DS33X11.
7.2 DS33X11DK Information For more information about the DS33X11DK, including software downloads, refer to the DS33X11DK data sheet available on the our website at www.maxim-ic.com/DS33X11DK.
7.3 Technical Support For additional technical support, go to www.maxim-ic.com/support.
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 12 of 39
8. Component List
Table 8-1 shows the component list for the DS33X11 and DS33X162 demo kits and resource cards. This BOM contains the part listing for four boards. These boards are the DS33X11DK, DS33X162DK, DualPhyRC, and GigPhyRC. Each reference designator is only used once. For example, U25 only appears on the DS33X11DK and is not used on any of the other boards. See Table 5-1. Table 8-1. Component List
DESIGNATION QTY DESCRIPTION SUPPLIER PART C02, C22, C145, CB19, CB23, CB42, CB95, CB129, CB303,
CB319, CB445, CB447, CB452, CB460, CB463
15 D CASE TANT 470uF 6.3V 20% KEM T491D477M006AS
Reference designators shown on next row 231 0603 CERAM 4.7uF 6.3V
MULTILAYER UNK ECJ-1VB0J475M
C03, C08, C11, C14, C15, C16, C17, C21, C24, C29, C33, C45, C49, C51, C52, C91, C92, C96, C97, C115, C119, C120, C122, C123, C129, C137, C138, C141, C142, C146, C149, C151, C153, C158, C258, C263, C265, CB01, CB04, CB06, CB09, CB13, CB16, CB17, CB21, CB24, CB26, CB27, CB28, CB36, CB37, CB41, CB44, CB45, CB46, CB47, CB48, CB58, CB60, CB66, CB67, CB74, CB75, CB76, CB78, CB80, CB84, CB92, CB93, CB98, CB99, CB100, CB104, CB107, CB114, CB115, CB116, CB118, CB123, CB125, CB126, CB137, CB138, CB141, CB144, CB151, CB155, CB158, CB163, CB164, CB166, CB170, CB171, CB172, CB179, CB181, CB183, CB185, CB186, CB188, CB189, CB191, CB192, CB193, CB195, CB197, CB198, CB201, CB204, CB209, CB215, CB218, CB221, CB222, CB227, CB229, CB230, CB231, CB234, CB235, CB239, CB243, CB249, CB251, CB255, CB258, CB263, CB264, CB267, CB270, CB271, CB273, CB276, CB277, CB278, CB284, CB287, CB293, CB294, CB297, CB298, CB302, CB304, CB306, CB307, CB320, CB322, CB327, CB328, CB341, CB343, CB344, CB345, CB347, CB348, CB351, CB352, CB353, CB357, CB358, CB364, CB365, CB366, CB367, CB369, CB370, CB371, CB375, CB376, CB379, CB380, CB388, CB392, CB393, CB395, CB396, CB399, CB400, CB401, CB404, CB405, CB406, CB407, CB408, CB409, CB415, CB416, CB423, CB424, CB425, CB427, CB431, CB436, CB438, CB441, CB442, CB446, CB449, CB453, CB454, CB462, CB467, CB760, CB766, CB768, CB777, CB779, CB789, CB790, CB791, CB792, CB793, CB795, CB798, CB802, CB804, CB805, CB807, CB808, CB810, CB812, CB813, CB815, CB816, CB817, CB818, CB824, CB827, CB856, CB857, CB859
Reference designators shown on next row 114 L_0603 CERAM .01uF
50V 10% X7R AVX 06035C103KAT
C04, C05, C06, C07, C09, C10, C18, C20, C32, C37, C40, C41, C42, C50, C57, C70, C89, C98, C104, C113, C114, C118, C125, C133, C134, C136, C148, C150, C261, C266, CB03, CB11, CB14, CB20, CB30, CB34, CB52, CB55, CB61, CB69, CB71, CB73, CB83, CB103, CB109, CB112, CB119, CB120, CB128, CB139, CB150, CB157, CB161, CB167, CB173, CB187, CB194, CB205, CB206, CB207, CB213, CB216, CB217, CB219, CB223, CB224, CB225, CB228, CB240, CB256, CB259, CB261, CB275, CB285, CB295, CB300, CB308, CB332, CB350, CB354, CB359, CB361, CB381, CB385, CB391, CB398, CB402, CB413, CB414, CB419, CB428, CB432, CB435, CB439, CB443, CB444, CB448, CB451, CB466, CB468, CB761, CB765, CB770, CB771, CB772, CB776, CB794, CB803, CB806, CB811, CB819, CB823, CB853, CB855
C110, C112, CB86, CB87 4 L_0603 CERAM 22pF 25V 5% NPO AVX 06033A220JAT
C156, C259, CB51, CB762, CB763, CB764, CB767, CB769, CB773, CB774, CB775, CB780, CB782,
CB786, CB787, CB788
16 0603 CERAM 0.1uF 16V 10% Phycomp 06032R104K7B20D
C25, C126, CB10, CB31, CB33, CB88, CB89, CB102, CB145,
CB146, CB147, CB315, CB333, CB338, CB363, CB368, CB383,
CB417, CB418, CB437
20 L_1206 CERAM 10uF 10V 20% Panasonic ECJ-3YB1A106M
C28, C31, C132, CB25, CB32, CB35, CB38, CB40, CB43, CB56,
CB68, CB81, CB85, CB96, CB105, CB313, CB321, CB324, CB372, CB373, CB384, CB394, CB397, CB410, CB411, CB412, CB422,
CB450
28 0603 CERAM .1uF 16V 10% Panasonic ECJ-1VB1C104K
C39, C44, C54, C55, C56, C60, C61, C64, C99, C100, C101, C102,
C103, C105, C106, C107, C108, C109
18 1206 CERAM 10uF 10V 20% Panasonic ECJ-3YB1A106M
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 13 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART C58, C63, C67, C69, C73, C76, C77, C86, C87, CB108, CB153, CB208, CB238, CB252, CB253,
CB254
16 1206 CERAM 0.1uF 25V 10% Panasonic ECJ-3VB1E104K
C59, C62, C65, C66, C68, C71, C72, C75, C78, C79, C80, C81,
C82, C83, C84, C85, C116 17 1206 CERAM 560pf 50V
5% AVXZ 12065A561JAT2A
Reference designators shown on next row (begins with C01) 226 L_0603 CERAM .1uF
16V 20% X7R AVX 0603YC104MAT
C01, C12, C13, C19, C23, C26, C27, C30, C34, C35, C36, C38, C43, C46, C47, C48, C53, C74, C88, C90, C93, C94, C95, C111, C117, C121, C124, C127, C128, C130, C131, C135, C139, C140, C143, C144, C147, C152, C154, C155, C157, C260, C262, C264, CB02, CB05, CB07, CB12, CB18, CB22, CB29, CB39, CB49, CB53, CB57, CB59, CB62, CB63, CB64, CB65, CB70, CB72, CB77, CB79, CB82, CB90, CB91, CB94, CB97, CB101, CB106, CB110, CB111, CB113, CB117, CB121, CB122, CB124, CB130, CB131, CB132, CB133, CB134, CB135, CB136, CB140, CB142, CB148, CB149, CB152, CB154, CB156, CB159, CB160, CB162, CB165, CB168, CB169, CB174, CB175, CB176, CB177, CB178, CB180, CB182, CB184, CB190, CB196, CB199, CB200, CB202, CB203, CB210, CB211, CB212, CB214, CB220, CB226, CB232, CB233, CB236, CB237, CB241, CB242, CB244, CB245, CB246, CB247, CB248, CB250, CB257, CB260, CB262, CB266, CB268, CB269, CB272, CB274, CB280, CB282, CB283, CB286, CB288, CB289, CB296, CB299, CB301, CB305, CB309, CB310, CB311, CB312, CB314, CB316, CB317, CB318, CB323, CB325, CB326, CB329, CB330, CB331, CB334, CB335, CB336, CB337, CB339, CB340, CB342, CB346, CB349, CB355, CB356, CB360, CB362, CB374, CB377, CB378, CB382, CB386, CB387, CB389, CB390, CB403, CB420, CB421, CB426, CB430, CB433, CB434, CB440, CB455, CB456, CB457, CB458, CB459, CB461, CB464, CB465, CB469, CB470, CB757, CB758, CB759, CB778, CB781, CB783, CB784, CB785, CB796, CB797, CB799, CB800, CB801, CB809, CB814, CB820, CB821, CB822, CB825, CB826, CB828, CB829, CB852, CB854, CB858 CB08, CB15, CB54, CB127, CB143,
CB279, CB281, CB290, CB291, CB292
10 L_D CASE TANT 68uF 16V 20% Panasonic ECS-T1CD686R
CB265, CB429 2 L_1206 CERAM 1uF 16V 10% Panasonic ECJ-3YB1C105K
DB01, DB02, DB03 3 SCHOTTKY DIODE, 1 AMP 40 VOLT
International Rectifier 10BQ040
DS01, DS02, DS03, DS33, DS34, DS35, DS41, DS42, DS43, DS44, DS45, DS46, DS47, DS48, DS49, DS75, DS76, DS77, DS78, DS79,
DS80, DS81, DS82, DS83
24 LED, GREEN, SMD Panasonic LN1351C
DS04, DS05, DS06, DS07, DS17, DS18, DS19, DS20, DS21, DS24, DS25, DS26, DS36, DS37, DS38,
DS39, DS40
17 L_LED, RED, SMD Panasonic LN1251C
DS08, DS50, DS63, DS64, DS65, DS66 6 L_LED, GREEN, SMD Panasonic LN1351C
DS09, DS10, DS11, DS12, DS13, DS14, DS15, DS16, DS22, DS23, DS27, DS28, DS29, DS30, DS31, DS32, DS71, DS72, DS73, DS74
20 LED, RED, SMD Panasonic LN1251C
DS67, DS68, DS69, DS70 4 LED, AMBER, SMD Panasonic LN1451C
H01, H02, H03, H04, H05, H06, H07, H08, H09, H10, H11, H12 12
KIT, 4-40 HARDWARE, .50 NYLON STANDOFF AND NYLON HEX-NUT
NA 4-40KIT4
J01, J12, J13, J17, J18 5 TERMINAL STRIP, 16 PIN, DUAL ROW, VERT Samtec TSW-108-07-T-D
J02, J50 2 TERMINAL STRIP, 10 PIN, DUAL ROW, VERT NA NA
J03, J43 2 TYPE B SINGLE RT ANGLE, BLACK MOL NA
J04, J51 2 L_CONN, DB9 RA, LONG CASE AMP 747459-1
J05, J06, J48, J49 4 NON POPULATED HEADER, 14 PIN, DUAL ROW, VERT
Samtec NOPOP-HDR-TSW-107-14-T-D
J07, J08, J10, J11 4 NOPOP TERMINAL STRIP, 16 PIN, DUAL ROW, VERT
Samtec NOPOP-TSW-108-07-T-D
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 14 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART J09, J14, J20, J21, J22, J23, J52,
J53, J57 9 L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT Samtec TSW-105-07-T-D
J15, J46 2
CONN 2.1MM/5.5MM PWRJACK RT ANGLE PCB, closed frame, high current 24VDC@5A also requires 5V ACDC adapter INPUT 100-240VAC 50-60HZ 0.6A OUTPUT DC 5V 2.6A. PN DMS050260-P5P-SZ. MODEL 3Z-161WP05
DIGIKEY CP-002AH-ND
J16, J24 2 CONNECTOR, STACKED OCTAL JACK, 64-PIN, SHIELDED
MOL SD-44520-001
J19, J25, JB06 3 100 MIL 2 POS JUMPER NA NA J26, J27, J28, J29, J30, J31, J32, J33, J34, J35, J36, J37, J38, J39,
J40, J41, J44, J45 18 L_2 PIN HEADER, .100
CENTERS, VERTICAL Samtec TSW-102-07-T-S
J42, J58 2 100 MIL 2*7 POS JUMPER NA NA
J47 1 L_RJ48 8 PIN SINGLE PORT CONNECTOR MOLEX 15-43-8588
J54, J93, J94, J95, J96 5 L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT DO NOT POPULATE
DNP DNP
J55 1 HEADER, 14 PIN, DUAL ROW, VERT Samtec HDR-TSW-107-14-T-D
J56, J98 2 CONNECTOR, PULSEJACK, 16 PIN Pulse JK0654218Z
J91, J92 2
CONNECTOR, FASTJACK SINGLE, 8 PIN FOR NATIONAL PHY
Halo Electronics HFJ11-2450E
J97, J99 2 SOCKET, SMD, 50 PIN, 2 ROW VERTICAL Samtec TFM-125-02-S-D-LC
JB01, JB05 2 PLUG, SMD, 50 PIN, 2 ROW VERTICAL Samtec SFM-125-L2-S-D-LC
JB02, JB04 2 TESTPOINTS FOR SMD 50 PIN, 2 ROW VERTICAL
NA NA_NOTPOPULATED
JB03 1 100 MIL 2 POS JUMPER DO NOT POPULATE NOPOP NA
Reference designators shown on next row (begins with JP01) 49 100 MIL 3 POS JUMPER NA NA
JP01, JP02, JP03, JP04, JP05, JP06, JP07, JP08, JP09, JP10, JP11, JP12, JP13, JP14, JP15, JP16, JP17, JP18, JP19, JP20, JP21, JP22, JP23, JP24, JP25, JP26, JP27, JP28, JP29, JP67, JP68, JP69, JP70, JP71, JP72, JP73, JP74, JP75, JP76, JP77, JP78, JP79, JP80, JP81, JP82, JP83, JP84, JP85, JP86 R01, R02, R42, R43, RB01, RB02, RB04, RB39, RB46, RB47, RB62, RB87, RB88, RB89, RB90, RB91, RB107, RB128, RB231, RB232
20 RES 0603 0.0 Ohm 1/16W 5% Panasonic ERJ-3GEY0R00V
R03, R05, RB09, RB10, RB12, RB14, RB26, RB28, RB96, RB97, RB100, RB113, RB114, RB115, RB116, RB118, RB120, RB122,
RB123
19 RES 0603 30 Ohm 1/16W 5% Panasonic ERJ-3GEYJ300V
R04, RB03, RB05, RB07, RB13, RB18, RB23, RB24, RB25, RB92,
RB99, RB101, RB104, RB106, RB121
15 L_RES 0603 330 Ohm 1/16W 5% Panasonic ERJ-3GEYJ331V
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 15 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART
R06, R07, R39, R41 4 RES 0603 24.3 Ohm 1/16W 1% Panasonic ERJ-3EKF24R3V
R08, RB06, RB15, RB17, RB19, RB20, RB21, RB43, RB45 9 L_RES 0603 1.0K Ohm
1/16W 5% Panasonic ERJ-3GEYJ102V
R09, R10, R11, R12, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, RB32, RB33, RB48,
RB49, RB50, RB51
32 RES 1206 61.9 Ohm 1/8W 1% Panasonic ERJ-8ENF61R9V
R13, RB30, RB31, RB60, RB61, RB109, RB110, RB111, RB127 9 L_RES 0603 10K Ohm
1/16W 5% Panasonic ERJ-3GEYJ103V
R36, R40 2 RES 0603 1.0M Ohm 1/16W 5% Panasonic ERJ-3GEYJ105V
R37, R38 2 RES 0805 61.9 Ohm 1/10W 1% Panasonic ERJ-6ENF61R9V
RB08, RB41, RB98, RB108 4 RES 0603 10K Ohm 1/16W 5% Panasonic ERJ-3GEYJ103V
RB11, RB95 2 RES 0603 1.5K Ohm 1/16W 5% Panasonic ERJ-3GEYJ152V
RB119, RB246 2 RES 0603 9.76K Ohm 1/16W 1% Panasonic ERJ-3EKF9761V
RB125, RB126, RB129, RB245, RB248, RB249 6 RES 0603 2.0K Ohm
1/16W 5% Panasonic ERJ-3GEYJ202V
RB16, RB22, RB131, RB132 4 L_RES 0603 0 Ohm 1/16W 1% AVX CJ10-000F
RB233, RB234, RB235, RB236, RB239, RB241 6 RES 0603 2.2K Ohm
1/16W 5% Panasonic ERJ-3GEYJ222V
RB237, RB238 2 RES 0603 4.87K Ohm 1/16W 1% Panasonic ERJ-3EKF4871V
RB27, RB124, RB130, RB247 4 RES 0603 330 Ohm 1/16W 5% Panasonic ERJ-3GEYJ331V
RB29, RB34, RB35, RB36, RB37, RB38 6
RES 0603 51 Ohm 1/10W 5% - SEE SPECIAL INSTRUCTIONS
Panasonic ERJ-3GEY0R00V
RB40, RB44, RB112, RB240, RB242, RB243, RB244 7 RES 0603 30 Ohm
1/16W Panasonic ERJ-3GEYJ300V
RB42, RB117 2 RES 0805 10K Ohm 1/10W 1% Panasonic ERJ-6ENF1002V
RB52, RB53, RB54, RB55, RB56, RB57, RB58, RB59, RB63, RB64, RB65, RB66, RB67, RB68, RB69,
RB70, RB103, RB105
18 RES 0603 332 Ohm 1/16W 1% Panasonic ERJ-3EKF3320V
RB71, RB72, RB73, RB74, RB75, RB76, RB77, RB78, RB79, RB80, RB81, RB82, RB83, RB84, RB85,
RB86, RB93, RB94, RB102
19 RES 0603 51 Ohm 1/16W 5% Panasonic ERJ-3GEYJ510V
RP01, RP02, RP03, RP04, RP05, RP06, RP41, RP42, RP43, RP44,
RP48, RP49, RPB07, RPB10, RPB109, RPB110
16 4 PACK RESISTOR 24 OHM 2 PCT KOA CN1J4TTD240G
RP07, RP08, RP09, RP10, RP12, RP45, RP46, RP47, RP50, RP51, RPB15, RPB19, RPB93, RPB98,
RPB107, RPB108, RPB131, RPB132, RPB144, RPB145
20 4 PACK RESISTOR 50 OHM 2 PCT KOA CN1J4TTD500G
See next row (begins with RP11) 62 4 PACK RESISTOR 30 OHM 5% QUAD 0402 PANASONIC EXB-N8V300JX
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 16 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART RP11, RP13, RP15, RP16, RP17, RP18, RP19, RP20, RP25, RP26, RP27, RP28, RP29, RP30, RP31, RP32, RP33, RP34, RP35, RP36, RP37, RP38, RP39, RP84, RP85, RP86, RP87, RP88, RP89, RP91, RP92, RP93, RP94, RPB05, RPB08, RPB09, RPB11, RPB13, RPB16, RPB18, RPB21, RPB24, RPB25, RPB30, RPB35, RPB43, RPB44, RPB51, RPB52, RPB58, RPB59, RPB60, RPB61, RPB62, RPB63, RPB64, RPB65, RPB84, RPB87, RPB91, RPB99, RPB143
RP14, RPB04, RPB06, RPB14, RPB20, RPB22, RPB54, RPB55, RPB56, RPB66, RPB77, RPB79, RPB89, RPB92, RPB94, RPB95,
RPB96, RPB97, RPB100, RPB101, RPB103, RPB150
22 4 PACK RESISTOR 10K OHM 5% QUAD 0402 PANASONIC EXB-N8V103JX
RP21, RP22, RP23, RP24, RPB26, RPB27, RPB28, RPB29, RPB31, RPB32, RPB33, RPB34, RPB36, RPB38, RPB39, RPB40, RPB41, RPB42, RPB45, RPB46, RPB47,
RPB49, RPB50, RPB53
24 4 PACK RESISTOR 20 OHM 5% QUAD 0402 PANASONIC EXB-N8V200JX
RP40, RP90, RPB01, RPB02, RPB03, RPB12, RPB17, RPB37, RPB57, RPB67, RPB68, RPB69, RPB70, RPB71, RPB74, RPB78, RPB80, RPB82, RPB83, RPB85,
RPB90, RPB104, RPB149
23 4 PACK RESISTOR 1K OHM 5% QUAD 0402 PANASONIC EXB-N8V102JX
RPB23, RPB48, RPB72, RPB73, RPB75, RPB76, RPB81, RPB86,
RPB102, RPB105, RPB133, RPB135, RPB147
13 4 PACK RESISTOR 330 OHM 5% QUAD 0402 PANASONIC EXB-N8V331JX
RPB88, RPB106, RPB134, RPB136, RPB137, RPB138, RPB139, RPB140, RPB141, RPB142, RPB146, RPB148
12 4 PACK RESISTOR 2.2K OHM 5% QUAD 0402 PANASONIC EXB-N8V222JX
SW01 1 SWITCH MOM 4PIN SINGLE POLE Panasonic EVQPAE04M
T01, T02, T03 3 XFMR, OCTAL T3/E3, 1 TO 2, SMT 32 PIN Pulse T3049
TB01, TB02, TB03, TB04 4 XFMR, XMIT/RCV, 1 TO 2 AND 1 TO 1, SMT 32 PIN
Pulse TX1475
TB05 1 XFMR, 1CT_1CT & 1CT_2CT, 12P SMT Pulse TX1277
TP01, TPB01, TPB02, TPB07, TPB08, TPB09 6 TESTPOINT, 1 PLATED
HOLE, DO NOT STUFF NA NA
U01, U19 2 USB UART (USB - 8 bit FIFO), 32 PIN LQFP FTD FT245BM
U02 1 ETHERNET EXTENSION DEVICE 16 WAN 2 LAN
DALLAS SEMICONDUCTOR
NA
U03, UB29 2 SPI SERIAL EEPROM 2M 8 PIN SOIC 2.7V to 3.6V
Atmel AT25F2048N-10SU-2.7
U04, U05, U06, U07, U11, U22, UB12, UB14, UB15, UB17, UB19,
UB34 12
IC, OCT BUFFER FET SWITCH 5V 20-PIN TSSOP
Philips CBT3244APW
U08, U15 2 IC, OCTAL TRANSCEIVER 0-70C 256P BGA
Dallas Semiconductor DS26528N
U09, U10, U12, UB13, UB18, UB20 6 BAD PARTNUM IC, OCT BUFFER FET SWITCH 5V TSOP
Philips CBT3244APW-T
U13, U23, UB22, UB33 4 CYPRESS SRAM, LAB STOCK NA NA
U14, U24 2 IC, FPGA, 1.2V, 20X20 TQFP, 144 PIN Lattice LFEC3E-3T144C
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 17 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART
U16, U17 2
QUAD TRIPLE DUAL SINGLE ATM PACKET PHYs FOR DS3 E3 STS1 0-70C 400P BGA
Dallas Semiconductor DS3184
U18, U27 2 MMC2107 PROCESSOR Motorola MMC2107
U20 1 DS3/E3 SCT, 11X11 CSBGA, 100 PIN
Dallas Semiconductor DS3170
U21 1 IC, SINGLE T1 E1 J1 TRANSCEIVER, 10X10 LQFP, 64-PIN
Dallas Semiconductor DS26521
U25 1 ETHERNET EXTENSION DEVICE 1 WAN 2 LAN
Dallas Semiconductor NA
U26, U33 2
GIG PHYTER V, 10/100/1000 ETHERNET PHYSICAL LAYER, 128 PIN QFP
National Semiconductor DP83865BVH
U31, U32 2
IC, DP83848C PHYTER 10/100 ETHERNET TRANSCEIVER, 48 PIN TQFP
National Semiconductor DP83848C
UB01, UB28, UB70 3 HIGH SPEED BUFFER FAIRCHILD NC7SZ86
UB02, UB36 2 SINK SOURCE DDR TERMINATION REGULATOR
AVNET LP2995M
UB03, UB35 2
DOUBLE DATA RATE (DDR) SDRAM 2-2-2 TIMING 256MBITX16 TSSOP
MICRON NA
UB04, UB30 2 IC, LINEAR REG 1.5W, 1.8V or Adj, 1A, 16TSSOP-EP
Maxim MAX1793EUE-18
UB05, UB06, UB37, UB38 4 IC, LINEAR REG 1.5W, 2.5V or Adj, 1A, 16TSSOP-EP
Maxim MAX1793EUE-25
UB07, UB08, UB09, UB11, UB16, UB23, UB24, UB25, UB26, UB27 10
IC, LINEAR REG 1.5W, 3.3V or Adj, 1A, 16TSSOP-EP
Maxim MAX1793EUE-33
UB10, UB31 2 Dual RS-232 transceivers with 3.3V/5V internal capacitors
MAXIM NA
UB21, UB32 2
IC, LDO REGULATOR WITH RESET,1.20V OUTPUT 300 MA, 6 PIN SOT23
Maxim MAX1963EZT120-T
XB01, XB02 2 XTAL LOW PROFILE 8.0MHZ ECL EC1-8.000M
Y01, YB07 2 XTAL, LOW PROFILE, 6.00 MHZ Pletronics LP49-26-6.00M
YB01, YB03, YB09, YB11 4
SOCKETED OSCILLATOR, CRYSTAL CLOCK, 3.3V - 125.000 MHZ
ECLIPTEK EC1325HSTS-125.000M+SOCKET
YB02, YB10 2
SOCKETED OSCILLATOR, CRYSTAL CLOCK, 3.3V - 25.000 MHZ
SaRonix NTH089AA3-25.000+SOCKET
YB04 1 OSCILLATOR, CRYSTAL CLOCK, 5.0V - 44.736 MHZ
SaRonix NTH089AA-44.736
YB05 1 OSCILLATOR + Socket, CRYSTAL CLOCK, 3.3V - 2.048 MHZ
SaRonix SOCKET+NTH039A3-2.0480
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 18 of 39
DESIGNATION QTY DESCRIPTION SUPPLIER PART
YB06 1 OSCILLATOR + Socket, CRYSTAL CLOCK, 5V - 1.544 MHZ
SaRonix SOCKET+NTH039A-1.5440
YB08 1 OSCILLATOR, CRYSTAL CLOCK, 3.3V - 44.736 MHZ
SaRonix NTH089AA3-44.736
YB12 1 OSCILLATOR, CRYSTAL CLOCK, 3.3V - 1.544 MHZ
SaRonix NTH039A3-1.5440
YB13 1 OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ
SaRonix NTH039A3-2.0480
_______________________________________________________________________________________ DS33X11DK
Rev: 030508 19 of 39 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products , 120 San Gabrie l Dr ive , Sunnyvale , CA 94086 408-737-7600 © 2008 Maxim Integrated Products is a registered trademark of Maxim Integrated Products.
9. Schematics
The DS33X11DK schematics are featured in the following pages. As this is a hierarchal schematic some explanation follows. The schematic contains six hierarchal blocks: the microcontroller, DS26521, DS3170, Ethernet PHY, Ethernet Test Points, and Power Supply. All signals inside a hierarchy block are local, with exception for VCC and ground. In-port and out-port connectors are used to allow signals inside a hierarchy block to become accessible as pins on the hierarchy blocks symbol. From here blocks are wired together as if they were ordinary components. The system diagram is shown again below, with schematic page numbers given for each functional block.
DS26521 BLOCK PAGE 5 SYMBOL
SCHEMATIC
PAGES 22–23
ETHERNET PHY PAGE 7 SYMBOL
SCHEMATIC
PAGES 19–20
DS3170 LIU BLOCK PAGE 5 SYMBOL
SCHEMATIC
PAGE 21
DS33X11
SCHEMATIC PAGES 4–8
µP BLOCK
PAGE 4 SYMBOL
SCHEMATIC PAGES 12–16
DS33X11 SECTION
CONTAINS SIX HIERARCHY
BLOCKS
SCHEMATIC PAGES 4–11
DS33X11 PCB LAYOUT AND SCHEMATIC HIERARCHY BLOCK PAGE LISTING
POWER SUPPLY
PAGE 10 SYMBOL
SCHEMATIC PAGE 17
ETHERNET
TEST POINTS PAGE 7 SYMBOL
SCHEMATIC
PAGE 18
DS
33
X1
1D
KC
ON
TE
NT
S/
IND
EX
BE
GIN
NIN
GO
FD
S3
3X
11
DK
MIC
RO
PO
RT
.P
.4,1
2-1
6
ET
HE
RN
ET
.P
.6-7
,18
,19
-20
PO
WE
R.
P.1
0-1
1,1
7
OS
CIL
LA
TO
RS
.P
.7B
IAS
+C
ON
FIG
.P
.9
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
DS
33X
42X
82X
162E
E01A
0
MIC
RO
PO
RT
.P
.4,1
2-1
6
ST
EV
ES
CU
LLY
06/0
7/2
006
1/8
(BLO
CK
)4/7
6(T
OT
AL)
10K
D7_S
PI_
CP
OL
INV
ER
TE
R
U2
5
D6_S
PI_
CP
HA
10K
ST
MD
10K
DU
T_
JT
DI
D1_S
PI_
MO
SI
LO
OP
_S
OU
RC
ET
IME
_B
SP
I_M
ISO
TE
1_IN
T
TE
1_L_C
S
SP
I_S
CK
RE
SE
T_S
YS
TE
3_IN
T
TE
3_L_C
S
RD
WR
DA
TA
<7
..0
>
PH
Y_IN
T
X162_IN
T
X162_C
S
SP
I_S
S
SP
I_M
OS
I
LO
OP
_S
OU
RC
ET
IME
_A
DU
T_S
YS
CLK
DU
T_JT
RS
T_N
DU
T_JT
DO
DU
T_JT
CLK
DU
T_JT
MS
RE
SE
T_
SY
S
DU
T_H
IZ_N
D0_S
PI_
MIS
O
D2_S
PI_
CLK
D5_S
PI_
SW
AP
X162_IN
T
X162_C
S
TE
1_E
NL<
8..1>
EN
AB
LE
_D
RIV
ER
_H
AD
DR
<1
2..
0>
RE
SE
T_
SY
S
EN
AB
LE
_C
ALLB
AC
KS
_H
ST
MD
DD
RM
EM
OR
Y.
P.8
WA
N.
P.5
,21
(T3
),2
2-2
3(T
1)
41U
3
K6
L6
K3
E12
G4
F4
K2
L2
F5
H2
M1
J6
K1
F12
M12
H3
G3
G2
F2
L5
F10
M9
G11
F6
F7
J7
M6
F1
H12
H6
M7
H7
M2
F11
K12
H1
J4 K4
L4
J5 K5
G5
J3
G6
G7
M5
L1
M11
F3
31 2
5678
4
RP
B9
2
31 2
5678
4
RP
B9
7
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
_m
otp
rocre
scard
_dn
HIE
RA
RC
HY
BLO
CK
MIC
RO
PR
OC
ES
SO
R
INT
3
RE
SE
T_IN
A_D
UT
_<
12..0>
INT
4
CS
_X
3
CS
_X
4
CS
_X
5
RD
_D
UT
WR
_D
UT
D_D
UT
<7..0>
INT
5
INT
2
CS
_X
2
CS
_X
1
SP
I_C
S
SP
I_S
CK
SP
I_M
OS
I
SP
I_M
ISO
MIS
C_IO
<8..1>
MIS
C_IO
<9>
MIS
C_IO
<10>
MIS
C_IO
<11>
MIS
C_IO
<12>
FLOAT
DS
33X
11_U
MIC
RO
PO
RT
INT
ER
FA
CE
GROUND
NC
_V
CC
VDD_1.8V
VDD_1.8V
VDD_1.8V
VDD_1.8V
VDD_1.8V
CS
*
INT
*
SP
I_C
PH
A
SP
I_S
WA
P
SP
I_C
LK
SP
I_M
OS
I
SP
I_M
ISO
VD_3.3V
VD_3.3V
VD_3.3V
VD_3.3V
VD_3.3V
VD_3.3V
VD_3.3V
VDD_1.8V
VDD_1.8V
VSS
VSS
VSS
VSS
VSS
VSS
HIZ
*
SP
I_C
PO
L
RS
T*
JT
MS
JT
CLK
JT
DI
VSS
VSS
VSS
VSS
VSS
JT
DO
NC
_D
NU
NC
_D
NU
NC
_G
ND
NC
_D
NU
JT
RS
T_N
SY
SC
LK
NC
_D
NU
NC
_G
ND
NC
_G
ND
NC
7S
Z86_U
V3_3
V1_8
V3_3
WA
N_R
SY
NC
1
WA
N_R
DA
TA
1
WA
N_R
GC
LK
1
WA
N_T
GC
LK
1
WA
N_T
DA
TA
1
WA
N_T
SY
NC
1
WA
N_JT
RS
T
AD
DR
<1
0..
0>
TE
3_R
DA
TA
1
TE
3_R
SY
NC
1
RE
SE
T_S
YS
DA
TA
<7
..0
>
RD
TE
3_L_C
S
WR
WA
N_JT
CK
WA
N_JT
MS
WA
N_JT
DO
TE
3_R
DA
TA
1
TE
3_R
SY
NC
1
TE
3_T
GC
LK
1
TE
1_R
SY
NC
1
TE
1_R
DA
TA
1
TE
1_R
GC
LK
1
TE
1_T
SY
NC
1
WA
N_R
DA
TA
1
TE
3_T
SY
NC
1
PO
RT
1_T
E3_E
NL
WA
N_T
GC
LK
1
WA
N_R
GC
LK
1
WA
N_R
SY
NC
1
TE
3_R
GC
LK
1
TE
3_T
SY
NC
1
TE
3_R
GC
LK
1
TE
1_T
GC
LK
1
TE
1_
EN
L<
1>
TE
3_T
GC
LK
1
PO
RT
1_T
E3_E
NL
WA
N_T
SY
NC
1
TE
3_IN
TT
E3_T
DA
TA
1
RE
SE
T_S
YS
TE
1_IN
T
DA
TA
<7
..0
>
AD
DR
<1
2..
0>
RD
TE
1_L_C
S
WR
WA
N_JT
MS
WA
N_JT
CK
WA
N_
JT
DI
WA
N_JT
RS
T
TE
1_R
GC
LK
1
TE
1_R
DA
TA
1
TE
1_R
SY
NC
1
TE
1_T
GC
LK
1
TE
1_T
DA
TA
1
TE
1_T
SY
NC
1
WA
N_JT
1T
OT
3_T
D
WA
N_JT
1T
OT
3_T
D
WA
N_T
SY
NC
1
WA
N_T
DA
TA
1
WA
N_T
GC
LK
1
WA
N_R
DA
TA
1
WA
N_R
SY
NC
1
WA
N_R
GC
LK
1
WA
N_T
DA
TA
1
30
TE
3_T
DA
TA
1
TE
1_T
DA
TA
1
U2
5
U22
UB
34
J54
WA
N.
P.5
,21
(T3
),2
2-2
3(T
1)
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
5/7
6(T
OT
AL)
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
06/0
7/2
006
2/8
(BLO
CK
)
65
4
973
108
12 G1
J2 J1 M3
L3
M4
5 39 7
171513
84 62
20
1 1910 18 16 14 12 11
5 39 7
171513
84 62
20
1
1910 18 16 14 12 11
31 2
5678
4
RP
B9
1
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
CB
T3244A
_U
OC
TA
LF
ET
SW
ITC
H 2A
1
1Y
4
1Y
3
1Y
2
1Y1
GN
D2O
E*
1O
E*
VC
C
1A1
1A
3
1A
2
1A
4
2A
2
2A
3
2A
4
2Y
2
2Y
1
2Y
4
2Y
3
CB
T3244A
_U
OC
TA
LF
ET
SW
ITC
H
2A
1
1Y
4
1Y
3
1Y
2
1Y1
GN
D2O
E*
1O
E*
VC
C
1A1
1A
3
1A
2
1A
4
2A
2
2A
3
2A
4
2Y
2
2Y
1
2Y
4
2Y
3
V5_0
WA
NIN
TE
RF
AC
E
DS
33
X1
1_
U
TS
YN
C1
TD
AT
A1
TC
LK
1
RS
YN
C1
RD
AT
A1
RC
LK
1_T
E3W
AN
_D
N
TE
3_R
GC
LK
TE
3_T
GC
LK
TE
3_T
SO
FO
TE
3_R
SO
FO
TE
3_T
SE
R
TE
3_R
SE
R
TE
3_T
CLK
I
TE
3_R
CLK
I
JT
DO
JT
RS
T
JT
MS
JT
CLK
JT
DI
T3_IN
T
WR
CS
RD
DA
T<
7..0>
AD
DR
<10..0>
RE
SE
T_B
6
10
84
12
3 5 7 9
CO
NN
_10P
_ds26521dk01a0dutd
n_
TS
YN
C521
TS
ER
521
TC
HC
LK
521
RS
YN
C521
RS
ER
521
RC
HC
LK
521
JT
RS
T
JT
DO
JT
DI
JT
CLK
JT
MS
WR
_D
UT
CS
_X
3
RD
_D
UT
A_D
UT
<12..0>
D_D
UT
<7..0>
INT
521
RE
SE
T521
ET
H_T
XD
<7..0>
0 1 2 3
30
0 1 2 3
4 5 6 7
4 5 6 7
ET
H_R
XD
<7..0>
DUT_REF_CLK
ETH_MDIO
DUT_RMII_SEL
ETH_MDC
DUT_DCE_SEL
ET
H_R
X_E
RR
ET
H_R
X_C
RS
ET
H_R
XD
V
ET
H_C
OL_D
ET
ET
H_R
XD
<7..0>
PB_GMII_CLKFROM_MAC
PB
_G
MII_C
LK
FR
OM
_M
AC
ET
H_T
XD
<7..0>
ET
H_R
X_C
LK
3030
ET
H_G
MII_C
LK
FR
OM
_M
AC
ET
H_G
MII_T
X_E
R_
ET
H_T
X_E
N
ET
H_T
X_C
LK
30
RB
122
U2
5
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
06/0
7/2
006
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
6/7
6(T
OT
AL)
3/8
(BLO
CK
)
ET
HE
RN
ET
.P
.6-7
,18
,19
-20
31 2
5678
4
RP
33
31 2
5678
4
RP
35
J12
J8 J9 H8
H9
L1
2
F8
G8
K8
L9
K9
L8
M10
M8
H4
K7
H5
L7
K1
1
K1
0
L1
1
L1
0G9
G12
F9
H1
0
H1
1
J10
J11
G10
31 2
5678
4
RP
37
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
DS
33X
11_U
ET
HE
RN
ET
INT
ER
FA
CE
CO
L1
RX
D[1
]
RX
D[0
]
RX
D[3
]
RX
D[2
]
RX
DV
1
CR
S1
RX
ER
1
RX
D[4
]
RX
D[5
]
RX
D[6
]
RX
D[7
]
DCE_SEL
MDC
RMII_SEL
MDIO
REFCLK
GTX_CLK1
TX
D[4
]
TX
D[7
]
TX
D[6
]
TX
D[5
]
TX
ER
1
TX
EN
1
TX
CLK
1
TX
D[3
]
TX
D[2
]
TX
D[1
]
TX
D[0
]
RX
CLK
1
US
EC
LK
_T
O_M
AC
ING
MII
MO
DE
DU
T_
RE
F_
CL
K:
RM
II(5
0M
HZ
)G
MII
(125
MH
Z)
MII
(25
MH
Z)
NO
TC
ON
NE
CT
ION
TO
AR
ES
OU
RC
EC
AR
DIS
INT
EN
DE
DF
OR
US
EA
ST
ES
TP
OIN
TS
ET
HE
RN
ET
CO
NN
EC
TO
R(I
.M.
BU
S)
DU
T_R
EF
_C
LK
PY
25M
HZ
OS
C30
JM
P_
3
CLK
_T
O_M
AC
_T
ES
TP
NT
CLK
_T
O_M
AC
30
2.2K
ET
H_R
XD
<7..4>
ET
H_T
XD
<3..0>
ET
H_R
XD
<3..0>
DU
T_S
YS
CLK
ET
H_G
MII_C
LK
FR
OM
_M
AC
ET
H_G
MII_T
X_E
R_
ET
H_T
XD
<7..4>
PY
25M
HZ
OS
C
ET
H_M
DC
ET
H_M
DIO
RE
SE
T_S
YS
ET
H_G
MII_T
X_E
R_
ET
H_T
X_E
N
ET
H_T
X_C
LK
ET
H_R
X_C
RS
ET
H_R
X_C
LK
ET
H_R
XD
V
ET
H_T
XD
<7..0>
ET
H_R
XD
<7..0>
PH
Y_IN
T
ET
H_R
X_E
RR
ET
H_C
OL_D
ET
AV
_R
EF
_C
LK
ET
H_G
MII_C
LK
FR
OM
_M
AC
CLK
_T
O_M
AC
_T
ES
TP
NT
30
25.0
00M
HZ
_3.3
V_S
OC
KE
T
CLK
_T
O_M
AC
125.0
00M
HZ
_3.3
V_S
OC
KE
T
30
AV
_R
EF
_C
LK
0.0
RB
116
RB
118
YB
11
RB
114
JP
15
YB
10
R101
RB
115
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
06/0
7/2
006
7/7
6(T
OT
AL)
4/8
(BLO
CK
)S
TE
VE
SC
ULLY
ET
HE
RN
ET
.P
.6-7
,18
,19
-20
DS
33X
42X
82X
162E
E01A
0
18
45
R7
13
2
18
45
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
VC
C1
OS
C
GN
DO
UT
V3_3
VC
C1
OS
C
GN
DO
UT
V3_3
GMIIONLY
_phy_dp83865bvh_dn
CLK
TO
MA
C_T
ES
TP
NT
CLK
TO
MA
C
RE
F_C
LK
GM
II_C
LK
FR
OM
_M
AC
SP
AR
E<
4..1>
CO
L_D
ET
RX
_E
RR
PH
Y_IN
T
RX
D<
7..0>
TX
D<
7..0>
RX
DV
RX
_C
LK
RX
_C
RS
TX
_C
LK
TX
_E
N
TX
_E
R_
RE
SE
T_B
MD
IOM
DC
PH
YO
SC
25M
SIN
GLE
50
PIN
FO
RC
ON
NE
CT
ION
TO
ET
HE
RN
ET
CA
RD
US
ED
ON
BO
TT
OM
OF
MO
TH
ER
BO
AR
D
_phy_im
bus_m
b_dn
CO
NN
EC
TO
RS
ET
HE
RN
ET
(LA
N)
I.M
.C
AR
DP
LU
G-C
ON
NE
CT
OR
S
OS
C25M
MD
C
PH
Y_IN
T
MD
IO
RE
F_C
LK
PT
2_T
X_E
N
PT
2_R
X_C
LK
PT
2_C
OL_D
ET
PT
1_T
X_E
N
PT
1_T
X_C
LK
PT
1_T
XD
<3..0>
PT
1_R
X_E
RR
PT
1_R
X_C
RS
PT
1_R
XD
V
PT
1_R
X_C
LK
PT
1_C
OL_D
ET
PT
1_R
XD
<3..0>
GM
II_T
X_E
R_
GM
II_C
LK
TO
MA
C_B
UF
SP
AR
E
GM
II_C
LK
FR
OM
_M
AC
RE
SE
T_B
PT
2_T
X_C
LK
PT
2_T
XD
<3..0>
PT
2_R
X_E
RR
PT
2_R
X_C
RS
PT
2_R
XD
V
PT
2_R
XD
<3..0>
OF
4.8
7K
1%
WA
SC
HO
SE
NT
OS
IMP
LIF
YB
OM
RE
SIS
TO
RD
IVID
ER
CO
MP
ON
EN
TV
ALU
ES
(TH
ED
P83848
PH
YU
SE
ST
HE
SA
ME
VA
LU
ER
ES
IST
OR
)
FO
RD
DR
CB431
DD
R_C
AS
DD
R_
CS
DD
RM
EM
OR
Y.
P.8
06/0
7/2
006
5/8
(BLO
CK
)8/7
6(T
OT
AL)
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
C267
U2
5
C135
C152
C139
CB443
CB461
C142
C151
C146
C136
C150 C134
CB425
C156
UB
35
TP
B02
4.7UF 4.7UF
DD
R_LD
M
DD
R_C
KIN
V
VR
EF
_F
RO
M_V
RE
G
.01UF
DD
R_
A<
12
..0
>
DD
R_
BA
1
DD
R_B
A0
DD
R_C
AS
DD
R_R
AS
DD
R_C
KIN
V
DD
R_C
KE
DD
R_
CS
DD
R_LD
M
DD
R_U
DM
DD
R_
CK
1211109876543210
0123456789
1011121315 14
DD
R_B
A0
DD
R_
BA
1
DD
R_R
AS
DD
R_
WE
DD
R_
CK
DD
R_U
DM
VR
EF
_F
RO
M_V
RE
G
DD
R_LD
QS
DD
R_U
DQ
S
4.7UF
4.7UF
0.1UF
.1UF
.1UF
.1UF
4.7UF
4.7UF
4.7UF
.01UF
15 14 13 12 11 10
9 8 7 6 5 4 3 2 1 0
12 11 10 9 8 7 6 5 4 3 2 1 0
DD
R_
A<
12
..0
>
DD
R_D
Q<
15..0>
DD
R_C
KE
.1UF
DD
R_D
Q<
15..0>
DD
R_LD
QS
VREF_FROM_VREG
DD
R_
WE
DD
R_U
DQ
S4.87K4.87K
.01UF
A1
1
B1
1
D1
1
A10
C1
1
B10
D10
C10
C8
D8
B8
E9
C9
D9
B9
A9
D7
E8
A8
C1
E1
C2
E2
D12
E4
C6
B1
D6
E7
E6
A5
E5
A7
B5
C5
D5
D4
C4
D3
B4
C3
A4
B3
B2
D2
A3
D1
C12
A1
B7
B6
A6
E3
A12
E11
B12
E10
A2
C7
R3 R4
21
51 6516 60
63
62
57
59
56
54 13 10 811 57 4 2
29
49
6139
1555
33118
663448
521264
586
1725435314
5019
47
20
46
24
45
44
21 23
22
27
26 38 37 36 35 32 31 3042
41 28
40 39
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
MT
46V
16M
16B
G75
A8
A9
A10/A
P
A11
A12
A1
A2
A3
A4
A5
A6
A7
BA
0
BA
1
CA
S
RA
S
WE
CK
E
CK
CS
CK
_IN
V
LD
M
UD
M
DNUDNU
NCNCNCNCNC
VSSQVSSQ
VSSQVSSQVSSQ
VSSVSSVSS
VDDVDDVDD
VDDQVDDQ
VDDQVDDQVDDQ
VREF
A0
DQ
0
DQ
1
DQ
3
DQ
2
DQ
6
DQ
4
DQ
5
DQ
7
DQ
8
DQ
9
DQ
11
DQ
10
DQ
13
DQ
14
DQ
12
LD
QS
DQ
15
UD
QS
V2_5
V2_5
DD
RIN
TE
RF
AC
E
DS
33
X1
1_
U
VDDQ_2.5V
VDDQ_2.5V
VDDQ_2.5V
VDDQ_2.5V
VSSO
VSSO
VSSO
VSSO
VSSO
VSSO
VSSO
AVSS
SD
_A
[3]
SD
_A
[0]
SD
_A
[1]
SD
_A
[2]
SD
_A
[8]
SD
_A
[9]
SD
_A
[10]
SD
_A
[11]
SD
_A
[12]
SD
_B
A[1
]
SD
_B
A[0
]
SD
_C
AS
*
SD
_W
E*
SD
_R
AS
*
SD
_C
LK
*
SD
_C
LK
EN
SD
_C
S*
SD
_LD
M
SD
_U
DM
VREF
VDDP_2.5V
VDDP_2.5V
VDDQ_2.5V
AVDD_1.8V
SD
_A
[7]
SD
_A
[6]
SD
_A
[5]
SD
_A
[4]
SD
_C
LK
SD
_LD
QS
SD
_U
DQ
S
SD
_D
Q[1
5]
SD
_D
Q[1
4]
SD
_D
Q[1
3]
SD
_D
Q[1
2]
SD
_D
Q[1
1]
SD
_D
Q[1
0]
SD
_D
Q[9
]
SD
_D
Q[8
]
SD
_D
Q[7
]
SD
_D
Q[6
]
SD
_D
Q[5
]
SD
_D
Q[3
]
SD
_D
Q[4
]
SD
_D
Q[2
]
SD
_D
Q[1
]
SD
_D
Q[0
]
V1_8
V2_5
V2_5
V2_5
LO
OP
_S
OU
RC
ET
IME
_B
:IS
NO
TU
SE
DW
ITH
DS
33X
11
LO
OP
_S
OU
RC
ET
IME
_A
:(I
ND
RIV
ER
MO
DE
ON
LY
)
EN
AB
LE
_D
RIV
ER
_H
:E
NA
BLE
SD
EV
ICE
DR
IVE
RS
WH
EN
JU
MP
ER
ISIN
ST
ALLE
DE
NA
BLE
_C
ALLB
AC
KS
_H
:E
NA
BLE
SIN
TE
RR
UP
TH
AN
DLIN
GW
HE
NJU
MP
ER
ISIN
ST
ALLE
D
DE
VIC
ED
RIV
ER
SE
TT
ING
S
WH
EN
JU
MP
ER
ISN
OT
INS
TA
LLE
DW
AN
PO
RT
S1-4
AN
D9-1
2H
AV
ET
CLK
<=
RE
FC
LK
IOW
HE
NJU
MP
ER
ISIN
ST
ALLE
DW
AN
PO
RT
S1-4
AN
D9-1
2H
AV
ET
CLK
<=
RC
LK
DU
T_JT
RS
T_N
WA
N_JT
RS
T
WA
N_JT
DO
DU
T_
JT
DI
LO
OP
_S
OU
RC
ET
IME
_A
10K
X162_C
S
D2_S
PI_
CLK
D1_S
PI_
MO
SI
D0_S
PI_
MIS
O
SP
I_M
OS
I
SP
I_M
ISO
SP
I_S
CK
SP
I_S
S
EN
AB
LE
_C
ALLB
AC
KS
_H
EN
AB
LE
_D
RIV
ER
_H
TE
1_
EN
L<
1>
LO
OP
_S
OU
RC
ET
IME
_B
10K
D7_S
PI_
CP
OL
D6_S
PI_
CP
HA
D5_S
PI_
SW
AP
1K
1K1K
30
WA
N_JT
MS
WA
N_JT
CK
DU
T_JT
DO
DU
T_JT
CLK
DU
T_JT
MS
WA
N_
JT
DI
10K
DU
T_
JT
DI
DU
T_JT
MS
DU
T_JT
CLK
DU
T_JT
RS
T_N
330
DU
T_R
MII_S
EL
DU
T_H
IZ_N
DU
T_D
CE
_S
EL
X162_IN
T
JP28
JP22
JP29
DS
40
RB
127
J57
J50
J55
9/7
6(T
OT
AL)
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
06/0
7/2
006
ST
EV
ES
CU
LLY
DS
33X
42X
82X
162E
E01A
0
6/8
(BLO
CK
)
BIA
S+
CO
NF
IG.
P.9
13
2
13
2
13
2
31 2
5678
4
RP
B1
01
31 2
5678
4
RP
B9
91 3 95 7
42 6 108
31 2
5678
4
RP
B1
05
65
4
973
108
12
31 2
5678
4
RP
B7
8
31 2
5678
4
RP
B8
0
31 2
5678
4
RP
B1
04
2 4 86
31 9
11 13
10
5 7
1412
31 2
5678
4
RP
B1
00
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
2
3 7 13
8
5 9 11
64
10 12 14
1
CO
NN
_1
4P
V3_3
V3_3
6
10
84
12
3 5 7 9
CO
NN
_10P
CO
NN
_10P
531 7
TM
S
TC
K
TD
I
TD
O
VC
CG
ND
V3_3
V3_3
TR
AC
ES
BE
TW
EE
NR
EG
ULA
TO
RO
UT
PU
TA
ND
V2.5
SH
OU
LD
BE
LO
NG
EN
OU
GH
TO
BU
ILD
0.0
5O
HM
OF
RE
SIS
TA
NC
ET
OE
NS
UR
ELO
AD
SH
AR
ING
BE
TW
EE
NT
HE
2.5
V1%
RE
GU
LA
TO
RS
TR
AC
EG
EO
ME
TR
YF
OR
TH
ISIS
:1
INC
HLO
NG
,10
MIL
WID
E,
1O
ZC
OP
PE
R
BU
FF
ER
3.0
8V
4.7UF
10UF
.01UF
1A
MP.1UF
4.7UF
.1UF
10UF
10UF
4.7UF
4.7UF
10UF
4.7UF
.1UF
4.7UF
4.7UF
.1UF
330
4.7UF
4.7UF
4.7UF
.1UF
470UF
2.5
V
.1UF
.1UF
4.7UF
10UF
330
GR
EE
N
0.0
.1UF
470UF
470UF
4.7UF
.1UF
2.5
V
.1UF
1.8
V
4.7UF
4.7UF
470UF
4.7UF
470UF
V1
_8
GR
EE
N
V2
_5
470UF
4.7UF
0.0
.1UF
.1UF
.01UF
.1UF
4.7UF
10UF
.1UF
.1UF
1.0
K
RE
SE
T_S
YS
CB372
CB396
CB394
CB384
CB371
CB363
CB413
CB380
CB367
CB303
DB03
CB411
CB412
CB409
CB405
CB437
CB417
CB422
CB410
CB404
CB418
J46
RB
101
C132
CB397
CB383
R43
RB
104
DS
34
CB470
C158
CB463
R42 C157
CB462
CB460
UB
28
DS
33
C117
C120
CB319
CB432
CB393
CB365
CB368
CB424
CB450
CB373
UB
38
UB
37
CB301
CB298
CB447
UB
30
CB453
CB449
CB445
CB401
BLO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
ST
EV
ES
CU
LLY
DS
33X
42X
82X
162E
E01A
0
10/7
6(T
OT
AL)
06/0
7/2
006
7/8
(BLO
CK
)
PO
WE
R.
P.1
0-1
1,1
7
15
6 7
13
542
1710111412
3
21
3 1
4 2
U1
4 3
1 2
SW
1
R9
21
21
21
12
21 21
41
12
21
15
6 7
13
542
1710111412
3
15
6 7
13
542
1710111412
3
21
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
MA
X1793_U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
MA
X1793_U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
V3_3
NC
7S
Z86_U
V1_8
V2_5
V3_3
4_A
MP
_P
OW
ER
_S
UP
PLY
RE
GU
LA
TO
R_IN
PU
T
RE
SE
T_O
UT
SU
PP
LY
_O
UT
PU
T
V2_5
V1_8
V2_5
V3_3
MA
X811_U RE
SE
T*
VC
C
GN
D
MR
*
V3_3
V5_0
MA
X1793_U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
V3_3
.01UF
.1UF
.1UF
.1UF
4.7UF
.50S
TA
ND
OF
F__N
UT
.50S
TA
ND
OF
F__N
UT
4.7UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.50S
TA
ND
OF
F__N
UT
.1UF
4.7UF
.50S
TA
ND
OF
F__N
UT
.50S
TA
ND
OF
F__N
UT
.50S
TA
ND
OF
F__N
UT
.01UF
.01UF
.1UF
.1UF
4.7UF
4.7UF
4.7UF
.01UF
.01UF
.01UF
.1UF
.1UF
.1UF
4.7UF
4.7UF
4.7UF
.01UF .1UF
.01UF
.01UF
.01UF
.1UF
.1UF
.1UF
4.7UF
4.7UF
4.7UF
.1UF
.1UF
4.7UF
4.7UF
.1UF
10UF
V2
_5
V3
_3
4.7UF.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
4.7UF
4.7UF
.1UF
4.7UF
.01UF
.01UF
.01UF
.01UF
.01UF
.01UF
.1UF
.1UF
4.7UF
4.7UF
4.7UF
V3
_3
V3
_3
.01UF
.01UF
.1UF
4.7UF
.1UF
.1UF
.1UF
.1UF
.01UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF
4.7UF.1UF
4.7UF
V3
_3
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.01UF
H12
H10
H07
H08
H09
H06
CB285
CB451
CB296
CB318
CB300
CB308
CB295
CB283
CB280
CB326
C114 CB286
CB278
CB293
CB307
CB284
CB287
CB361 CB377
CB385
CB444
CB434
CB465
CB438
CB446
CB454
CB297 CB350 CB455 CB442
CB321
CB328
CB313
CB324
CB341
CB315
C123
C124
C131
C119
C122
C129
C130
CB421
CB440
CB436
CB441
CB400
CB430
CB426
CB342
CB466
CB468
CB415
CB282
CB288
CB289
C127
CB344
CB343
CB320
CB316
CB331
CB309
CB317
CB327
CB351
CB375
CB374
CB334
CB329
CB340CB294
C115
CB323
CB346
C113
C118
C125
C133
CB435
CB419
CB439
CB414
CB464
CB469
C147
CB467
CB427
C137
CB302
CB306
CB345
CB322
CB304
CB311
CB312
CB314
CB339
CB325
CB305B
LO
CK
NA
ME
:_ds33x11dk_dn.
PA
RE
NT
BLO
CK
:\_
rc_to
p_dn_\
ST
EV
ES
CU
LLY
PO
WE
R.
P.1
0-1
1,1
706/0
7/2
006
11/7
6(T
OT
AL)
8/8
(BLO
CK
)
DS
33X
42X
82X
162E
E01A
0
11
1
TP
1T
P2
TP
3T
P4
TP
5T
P6
TP
7T
P8
11
1P
AG
E:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
44
44
V2_5V5_0
4
V1_8
4
BE
GIN
NIN
GO
FP
RO
CE
SS
OR
HIE
RA
RC
HY
BL
OC
K
PD
<31..0>
TIM_16H_8L
ONCE_TMS
ONCE_TRST_B
ONCE_TCLK
SPI_MISO
SPI_MOSI
SP
I_C
SCS
1
CS
0
EB0
141522
1
2
PA<22..0>
GN
D
141516
11121316
18
1719 1821
9
8
7
6
23
24
28
192
930
5
3
2
0
20
.1UF
014
21
35679 8
1011121322
20
25
SC
I1_O
UT
SC
I2_IN
INT3
USER_LED2
RUN_KIT_USR
INT4
XTAL
YCO
CS
2
CS
E0
EB2
EB1
PQB1
EB3
CS
E1
2107_TDO
ONCE_TDI
TC
1
CS
3PQA1
PQA0
PQA3
PQA4IC
OC
22
ICO
C23
ICO
C20
ICO
C21
ICO
C11
ICO
C12
ICO
C13
TE
ST
ICO
C10
SC
I2_O
UT
USER_LED1
SC
I1_IN
RW
TEA
VRH
OE
RCON
TA
TC
217
1UF
INT2
KIT_STATUSPQB3
PQB2
PQB0
OSC_MCU2
6
27
ON
CE
_D
E_B
SP
I_S
CK
PR
OC
_R
ES
ET
_O
UT
CP
UC
LK
_O
UT
RE
SE
T_IN
4
10
31
FLASH_VPP
VD
DS
YN
0.0
DS
33X
42X
82X
162E
E01A
0
1/5
(BLO
CK
)
06/0
7/2
006
ST
EV
ES
CU
LLY
PR
INT
ED
Mon
May
14
11:0
3:5
62007
12/7
6(T
OT
AL)
BLO
CK
NA
ME
:_m
otp
rocre
scard
_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
CB43345
9
19
17 20
21 22
25
27 30 31 34 3516151210
754321
36
37
38
39
40
41
42
43
46
48
51
114
73
126
140
127
76
64
44
32
18
8
50
49
47
29
28
26
24
231311613
9
13
7
13
6
13
4
13
2
131
12
2
121
11
9
11
7
11
6
14
4
14
112
59
65
33
123
141
129
77
87
115
74
103
102
92
113
95
97
99
U2
7
69
68
82
84
75
79
124
91
90
80
71
1388
6 11
8
12
8
12
0
93 14
3
83
85
62
67
98
100
101
104
105
106
88
96
60
135
133
78
81110
111
109
108
107
94
142
130
125
53
52
55
54
58
57
56
72
63
61 66
89
70
U2
7
CB429
RB128
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
OU
T
OU
T
IN
OUT
MM
C2
10
7
CO
NT
RO
L
RX
D1
INT7*
TX
D2
ICO
C10
TE
ST
INT1*
ICO
C13
ICO
C12
ICO
C11
ICO
C21
ICO
C20
ICO
C23
ICO
C22
EXTAL
TCLK
TRST*
SS
*
PQB0
PQA4
PQA3
PQA0
PQA1C
S3*
TC
1
TDI
TDO
CS
E1
EB3*
INT6*
PQB1
PQB2
PQB3
EB0*
EB1*
EB2*
TC
2
CS
E0
CS
1*
CS
2*
DE
*
SC
K
RS
TO
UT
*
CLK
OU
T
RE
SE
T*
CS
0*
TMS
INT0*
YC0
MOSI
MISO
XTAL
INT3*
INT2*
INT5*
INT4
RX
D2
TX
D1
MM
C2
10
7
PO
RT
TA*
SHS*
OE*
VRH
VSTBY
TEA*
VDDH
VDDF
VDDA
VPP
VDD6
VDD7
VDD8
VDDSYN
VDD3
VDD5
RW
VRL
A8
D31
A22
A21
A20
A19
A18
A17
A16
A15
A14
A13
A12
A11
A10 A9
A7
A6
A5
A4
A3
A2
A1
A0
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSSSYN
VSSF
VSSA
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D30
D29
D28
D27
D26
D25
D24
D23
D22
D21
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
VDD2
VDD1
VDD4
V3_3
RE
SE
TC
ON
FIG
UR
AT
ION
D18
HA
SA
10K
LO
AD
TO
GN
D
WH
EN
SE
TF
OR
INT
ER
N/E
XT
ER
N
BO
OT
MA
ST
ER
MO
DE
FU
LL
DR
IVE
BO
OT
INT
ER
NA
L
XT
AL
W/
PLL
INT
ER
NA
L
FLA
SH
EN
AB
LE
PD
<21>
PD
<17>
PD
<26>
PD
<16>
10K
PD
<22>
PD
<23>
PD
<28>
10K
PD
<18>
PD
<19>
10K
CY
62128V
PD
<23..16>
MIS
C_
IO<
12
>
MIS
C_
IO<
11
>
MIS
C_
IO<
10
>
MIS
C_
IO<
9>
MIS
C_IO
<8..1>
D_
DU
T<
7..
0>
A_D
UT
_<
12..0>
RD
_D
UT
WR
_D
UT
INT
2
CS
_X
2C
S_X
3
CS
_X
1C
S_X
5C
S_X
4
RE
SE
T_IN
INT
3
INT
5
INT
4
13
PA
<17..1>
161720 19
24
21
25
26
27
28
293031
22
9101112131416
8
7
6
5
4
3
2
1
1517
OE
EB0
CS0
PA
<17..1>
CY
62128V
OE
EB1
CS0
23 18
PD
<31..24>
10
11
12
14
15
16
17
1 2 3 4 5 6 7 8 9
RC
ON
2/5
(BLO
CK
)
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
06/0
7/2
006
13/7
6(T
OT
AL)
BLO
CK
NA
ME
:_m
otp
rocre
scard
_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
31 2
5678
4
RP
B9
4
31 2
5678
4
RP
B9
5
31 2
5678
4
RP
B9
6
21 20 19 18 17 15 14 13
27
26
23
254
283
31
2
32
16
24
29
1
12
11
10
9
8
7
6
5
30
22
U2
3
21 20 19 18 17 15 14 13
27
26
23
254
283
31
2
32
16
24
29
1
12
11
10
9
8
7
6
5
30
22
UB
33
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
CY
62128V
CE1*
CE2
A7
A6
A5
A4
A3
A2
A1
A0
N_C
WE*
OE*
GND
VCC
A16
A15
A14
A13
A12
A11
A10
A9
A8
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
V3_3
CY
62128V
CE1*
CE2
A7
A6
A5
A4
A3
A2
A1
A0
N_C
WE*
OE*
GND
VCC
A16
A15
A14
A13
A12
A11
A10
A9
A8
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
IOIOIOIOIOIOOU
TO
UT
OU
T
IN
OU
TO
UT
OU
TO
UT
OU
TOU
T
ININ IN
V3_3
TO
DO
_R
EM
OV
ET
HIS
NO
TE
:3
30
OH
MA
VC
CR
ES
US
ED
TO
BE
47
0O
HM
(BO
MC
ON
SO
LD
IAT
E)
AL
IGN
KE
YB
UT
DO
NO
TP
OP
ULA
TE
PLA
CE
PA
DS
FO
RC
AP
.1UF
12
12
12
12
1 2
12
12
1 2
330
ON
CE
_T
MS
ON
CE
_T
DI
2107_T
DO
RE
SE
T_IN
FL
AS
H_
VP
P
ON
CE
_T
CL
K
CO
N14P
PR
T1_O
UT
PR
T1_IN
SC
I1_O
UT
SC
I1_IN
PR
T1_O
UT
PR
T1_IN
1.0M
8.0
MH
Z
OS
C_M
CU
XT
AL
0 1 2 3 4 5 6 7
.01UF
30
30
1.5K
22P
F
6.0
0M
HZ
22P
F
10K
US
B
30
D_D
UT
<7..
0>
RD
#U
SB
PW
RE
N#
US
B
RX
F#
US
B
SI_
WU
US
B
GR
EE
N
KIT
_S
TA
TU
S
330
WR
US
B
TX
E#
US
B
10K
ON
CE
_D
E_
B
ON
CE
_T
RS
T_B
10K
14/7
6(T
OT
AL)
BLO
CK
NA
ME
:_m
otp
rocre
scard
_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LL
Y
06
/07
/20
06
3/5
(BLO
CK
)
13
975
11
31
10 12864 142
J58
20
1 84 5 6 7 9
10111213141516171819
32
UB
31
95421 3
6 7 8
J51
R40
1 2
XB
02
21
JB
06
31 2
5678
4
RP
B103
31 2
5678
4
RP
B77
C111
C104
RB95
21
C112
5
1820
23
22
2125
24 1415
30
26
13
29
17
9
31
21
32
4
3
78
1927 28
16
6
1012 11
U19
1 2
YB
07
21
C110
RB
97
RB
96
2 1RB98
1 2 3 4
5J43
RB
100
RB
130
12
DS
50
RB99
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
GN
D
DA
T-
VD
D
DA
T+
USB
FT
245B
M_U
SI_
WU
RX
F#
PW
RE
N#
3V
3O
UT
RD
#
XT
OU
T
XT
IND
6
US
BD
M
US
BD
P
VCC1
RE
SE
T#
EE
CS
EE
SK
EE
DA
TA
TE
ST
GND1
GND2
AGND
VCCIO
VCC2
AVCC
WR
TX
E#D1
D0
D4
D3
D2
D5
D7
RS
TO
UT
#
V5_0 V
3_3
V3_3
V5_0
V3_3
V3_3
CO
NN
_D
B9P
HGF
CA B D EJ
MA
X3233E
INV
ALID
*
T2IN
T2O
UT
GN
D
V-
C2-
C2+
C1-
C1+
V+
2
V+
1F
OR
CE
OF
F*
VC
C
T1O
UT
R1O
UT
FO
RC
EO
N
T1IN
R1IN
R2O
UT
R2IN
V3_3
CO
N14P
ME
M_S
CK
MU
ST
BE
AT
PIN
77
FO
RT
QF
P144
JU
MP
ER
PIN
S12+
14
TO
TR
IST
AT
ET
HE
AD
DR
ES
SD
AT
AB
US
SO
FT
HE
FP
GA
.T
HIS
ALLO
WS
TH
EU
SE
RT
OC
ON
NE
CT
AD
IFF
ER
EN
TP
RO
CE
SS
OR
CS_X1
CS_X2
CS_X5
CS_X3
CS_X4
CP
UC
LK
_O
UT
EB1
EB0
CS1CS0
RW
OE
INT
2
INT
_LE
D
WR
_D
UT
INT
5
97
_IO
0.0
PD
<31..16>
23
0
1
2
3
4
5
6
7
PA
<16..0>
16
17
18
19
20
21
22
24
25
26
28
30
31
29
27
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
A_D
UT
_<
12..0>
0
1
2
3
4
5
6
7
8
9
10
11
12
CS2
MISC_IO<1>
MISC_IO<2>
MIS
C_
IO<
3>
MIS
C_
IO<
4>
MIS
C_
IO<
6>
MIS
C_
IO<
9>
MISC_IO<12>M
ISC
_IO
<5
>
MIS
C_
IO<
8>
D_D
UT
<7..0>
01 2 3 4
2 1 0
5 6 7 12 8 7
10
K
NO
PO
P
6 5 4
CS
_X
4
CS
_X
2
CS
_X
3
CS
_X
1
WR
_D
UT
RD
_D
UT
D_D
UT
<7..0>
A_D
UT
_<
12..0>
INT
3
INT
2
TR
IST
AT
E_A
D_B
US
RD
_D
UT
MIS
C_
IO<
7>
ME
M_
SO
ME
M_
SI
SI_
WU
US
B
3
ME
M_
CS
PW
RE
N#U
SB
330
TX
E#U
SB
RX
F#U
SB
TR
IST
AT
E_A
D_B
US
MIS
C_
IO<
10
>
WR
US
B
RD
#U
SB
MIS
C_
IO<
11
>
US
ER
FP
GA
2
ME
M_S
CK
NO
PO
P
10K
INT
3
INT
5
INT
4
INT
2
06/0
7/2
006
ST
EV
ES
CU
LLY
DS
33X
42X
82X
162E
E01A
0
4/5
(BLO
CK
)15/7
6(T
OT
AL)
BLO
CK
NA
ME
:_m
otp
rocre
scard
_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
31 2
5678
4
RP
B7
9
21
RB
11
1
2 4 86
31 9
11 13
10
5 7
1412
J48
2 4 86
31 9
11 13
10
5 7
1412
J49
85
87
88
127
77
8
75
74
76
78
79
82
8310
0
101
10
2
10
3
10
5
10
4
10
7
10
6
124
123
122
138
137
121
119
118
120
116
115
114
113
112
111
6 75432
69
70
68
66
64
6132
39
41
42
43
45
46
47
48
50
49
53
56
34 353330 3129
23
22
2120
57
62
65
67
40141
142
135
60
59
58
51
140
139
25
26
27
134
86
81
131
132
133
129
130
9
U24
RB
121
12
DS39
RB
107
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
BANK3
LF
EC
_T
144_U
BA
NK
0
I/O
PO
RT
BANK6
BA
NK
4B
AN
K5
BA
NK
1
BANK2
INP
UT
PLL
PLL
INP
UT
PLL
INP
UT
BANK7
INP
UT
PLL
INPUTPLL
PLLINPUT
PL9B
/PC
LK
C7_0
PT16B/VREF1_0
PT17A/PCLKT0_0
PT15A
PT15B
PT16A/VREF2_0
PR
14A
/RLM
0_P
LLT
_F
B_A
PR
12A
/DO
UT
/CS
O*
PT14B
PL14A
PL13B
PL13A
PT12B
PT12A
PB17A/PCLKT5_0
PB19A/VREF1_4
PB19B/CS*
PB20A/VREF2_4
PT14A/TDQS14
PT10A
PT10B PB10B
PB23A
PB22A/BDQS22
PB21A/D2/SPID5
PB18B/CS1*
PL11A
/LLM
0_P
LLT
_IN
_A
PL11B
/LLM
0_P
LLC
_IN
_A
PL12A
/LLM
0_P
LLT
_F
B_A
PL12B
/LLM
0_P
LLC
_F
B_A
PL14B
PL15B
PL15A
/LD
QS
15
PL16B
PL18B
/VR
EF
2_6
PL18A
/VR
EF
1_6
PB18A/WRITE*
PB17B/PCLKC5_0
PB16A/VREF2_5
PB16B/VREF1_5
PB15B
PB15A
PB14B
PB14A/BDQS14
PB13B
PB11B
PB11A
PB10A
PL16A
PB20B/D0/SPID7
PB21B/D1/SPID6
PB22B/D3/SPID4
PB23B/D4/SPID3
PB25B/D6/SPID1
PB24B/D5/SPID2
PL2A
/VR
EF
2_7
PL2B
/VR
EF
1_7
PL7A
PL7B
PL8B
PL8A
PT25B
PT25A
PT23A
PT22B
PT22A/TDQS22
PT21B
PT20A
PT21A
PT20B
PT19B/VREF2_1
PT13B
PT13A
PT19A/VREF1_1
PT18B
PT18A
PR
2B
/VR
EF
1_2
PR
2A
/VR
EF
2_2
PR
7B
PR
7A
PR
8A
PR
8B
PR
9A
/PC
LK
T2_0
PR
9B
/PC
LK
C2_0
PR
13A
/RLM
0_P
LLT
_IN
_A
PR
13B
/RLM
0_P
LLC
_IN
_A
PR
14B
/RLM
0_P
LLC
_F
B_A
PR
15A
/RD
QS
15
PR
16A
PR
18A
/VR
EF
1_3
PR
16B
PL9A
/PC
LK
T7_0
PR
15B
PT17B/PCLKC0_0
PR
11A
/D7/S
PID
0
PR
11B
/BU
SY
/SIS
PI
PR
12B
/DI/C
SS
PI*
2
3 7 13
8
5 9 11
64
10 12 14
1
CO
NN
_1
4P
2
3 7 13
8
5 9 11
64
10 12 14
1
CO
NN
_1
4P
V3_3
V3_3
EN
DO
FP
RO
CE
SS
OR
HIE
RA
RC
HY
BL
OC
K
ME
M_
CS
ME
M_S
CK
ME
M_
SI
ME
M_
SO
2.7
VI2
6
RE
SE
T_IN
10K
I28
I24
I10
L_
TD
O
L_T
DI
L_
TD
I
L_
TD
O
L_
TM
S
L_
TC
K
V1
_2
L_
TC
K
L_
TM
S
V1
_2
.1UF
.1UF
.1UF
10UF
10UF
10UF
10K
10K
97
_IO
10K
ME
M_S
CK
16/7
6(T
OT
AL)
5/5
(BLO
CK
)
06/0
7/2
006
ST
EV
ES
CU
LLY
DS
33X
42X
82X
162E
E01A
0
BLO
CK
NA
ME
:_m
otp
rocre
scard
_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
36
1
52
28
63
12
11
128
117
109
72
80
37
144
15
96
98
97
14
24
44
13 92
17 9189
90
94
136
93
95
143
110
125
108
38
71
73
18169
9 19 54 12
6
10
84
55
U24
RB110
RB109
C126
CB333
CB338
CB336
CB330
CB335
1 95 7342 6 108
J52
162
8 73 4
5
UB
29
1
56 423
UB
32
RB
117
RB108
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
MA
X1963
SH
DN
*
GN
DR
ST
*
OU
T
IC
IN
V3_3
AT
25160A
_U
SI
GN
D
WP
*
HO
LD
*
VC
C
SO
SC
K
CS
*
CO
NN
_10P
71 5 GN
D
3T
CK
TM
S
TD
I
VC
C
TD
O
V3_3
V3_3
CO
NT
RO
L
LF
EC
_T
144_U
ALL
LO
WF
OR
SP
I3M
OD
E
NE
ED
S10K
,1%
RE
SIS
TO
R
PLA
CE
CLO
SE
TO
PIN
VCCIO4A
VCCIO3B
XR
ES
VC
CA
UX
2
VC
CA
UX
1
VC
CJ
VC
C3
TD
I
TD
O
VCCIO3A
VCCIO4B
VCCIO5A
VCCIO2
VCCIO1B
VCCIO1A
VCCIO0B
INIT
*P
RO
GR
AM
*
VCCIO0A
CC
LK
CF
G1
CF
G2
CF
G0
TM
S
VC
C2
VC
C1
VCCIO5B
VCCIO6A
TC
K
DO
NE
GND10
GND9
GND8
GND7/GND0
GND6B/GND5
GND3B
GND3A/GND4
GND2/GND1
GND1
GND0
NC1
NC2
GND4
GND6A
GND5
VCCIO7
VCCIO6B
V3_3
OP
EN
DR
AIN
RE
SE
T
3.3
V1%
RE
GU
LA
TO
R
3.3
V1%
RE
GU
LA
TO
R
TR
AC
EG
EO
ME
TR
YF
OR
TH
ISIS
:1
INC
HLO
NG
,10
MIL
WID
E,
1O
ZC
OP
PE
RT
OE
NS
UR
ELO
AD
SH
AR
ING
BE
TW
EE
NT
HE
3.3
V1%
RE
GU
LA
TO
RS
BE
LO
NG
EN
OU
GH
TO
BU
ILD
0.0
6O
HM
OF
RE
SIS
TA
NC
ET
RA
CE
SB
ET
WE
EN
RE
GU
LA
TO
RO
UT
PU
TA
ND
V3.3
SH
OU
LD
5V
DC
PO
WE
RS
UP
PLY
RE
VE
RS
EB
IAS
PR
OT
EC
TIO
N
BE
GIN
NIN
G/
EN
DO
FP
HY
PO
WE
RS
UP
PLY
HIE
RA
RC
HY
BLO
CK
RE
GU
LA
TO
R_IN
PU
T
SU
PP
LY
_O
UT
PU
T
RE
GU
LA
TO
R1_O
UT
PU
T
RE
GU
LA
TO
R2_O
UT
PU
TR
EG
ULA
TO
R_IN
PU
T
RE
GU
LA
TO
R5_O
UT
PU
TS
UP
PLY
_O
UT
PU
T
RE
GU
LA
TO
R4_O
UT
PU
T
RE
GU
LA
TO
R3_O
UT
PU
T
RE
GU
LA
TO
R_IN
PU
T
RE
GU
LA
TO
R_IN
PU
T
SU
PP
LY
_O
UT
PU
T
RE
SE
T_O
UT
330
10UF
3.3
V
3.3
V
0.00.0
10UF
68UF
0.0
10UF
68UF
68UF
3.3
V
10UF
0.0
68UF
10UF
0.0
3.3
V
330
3.3
V
68UF
10UF
10UF
10UF
10UF
1A
MP
GREEN
RE
GU
LA
TO
R_IN
PU
T
RE
GU
LA
TO
R_IN
PU
T
17/7
6(T
OT
AL)
06/0
7/2
006
1/1
(BLO
CK
)
DS
33X
42X
82X
162E
E01A
0
BLO
CK
NA
ME
:pow
er_
supply
_4am
p_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
ST
EV
ES
CU
LLY
1 2
DS
35
C101
C102
C103
C106
21CB292
21 CB281
C109
15
6 7
13
542
1710111412
3
UB
23
RB88RB87 RB89
C107
21CB291
RB90
C105
15
6 7
13
542
1710111412
3
UB
25
15
6 7
13
542
1710111412
3
UB
24
21CB279
C100
RB92
RB
91
C108
21 CB290
15
6 7
13
542
1710111412
3
UB
27
15
6 7
13
542
1710111412
3
UB
26
21
DB
02
21RB106
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
MA
X1
79
3_
U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
MA
X1
79
3_
U IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
MA
X1
79
3_
U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
MA
X1
79
3_
U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
MA
X1
79
3_
U
IN2
OU
T1
OU
T3
SE
T
GN
D
GN
D
IN1
IN3
IN4
OU
T2
SH
DN
RS
T
OU
T4
OU
T
IN
OU
T
TE
ST
PO
INT
SC
ON
NE
CT
OR
(PLU
G)
CO
NN
EC
TO
RS
FO
RL
AN
MO
TH
ER
BO
AR
DT
OR
ES
OU
RC
EC
AR
DB
EG
INN
ING
&E
ND
OF
PH
YC
ON
NE
CT
OR
+T
ES
TP
OIN
TH
IER
AR
CH
YB
LO
CK
MD
C
MD
C
PT
1_T
X_E
N
PT
1_T
X_C
LK
1 2
GM
II_C
LK
FR
OM
_M
AC
GM
II_
TX
_E
R_
PT
1_T
X_E
N
PT
1_R
XD
<3..0>
PT
2_T
XD
<3..0>
GM
II_C
LK
FR
OM
_M
AC
SP
AR
EO
SC
25M
I68
I67
PT
1_R
X_C
RS
PT
1_R
X_E
RR
PT
1_C
OL_D
ET
PT
1_R
X_C
LK
PT
1_T
X_C
LK
PT
1_T
X_E
N
PT
1_T
XD
<3..0>
PT
1_R
XD
V
PT
2_R
XD
V
PT
2_R
XD
<3..0>
PT
2_R
X_C
RS
PT
2_R
X_E
RR
PT
2_C
OL_D
ET
PT
2_R
X_C
LK
PT
2_T
X_C
LK
PT
2_T
X_E
N
PT
2_T
XD
<3..0>
PT
1_R
XD
<3..0>
GM
II_T
X_E
R_
GM
II_C
LK
TO
MA
C_B
UF
PH
Y_IN
T
RE
F_C
LK
GN
D
V3_3
0 1 2 3 0 1
0 1 2 3
2 3
0 1 2 3
PT
2_R
XD
<3..0>
PT
1_R
X_C
RS
PT
1_R
X_C
LK
PH
Y_IN
T
PT
1_C
OL_D
ET
PT
1_R
XD
V
PT
1_R
X_E
RR
PT
1_T
XD
<3..0>
GM
II_
TX
_E
R_
GM
II_
CL
KT
OM
AC
_B
UF
RE
F_C
LK
GM
II_C
LK
FR
OM
_M
AC
PT
2_R
X_C
RS
PT
2_R
X_C
LK
PT
2_R
XD
V
PT
2_T
X_E
N
PT
2_T
X_C
LK
1 2 3 0
3210
3
3210
PT
1_T
XD
<3..0>
PT
2_T
X_E
N
PT
2_T
X_C
LK
PT
1_R
X_C
LK
PT
1_C
OL_D
ET
PT
1_R
XD
V
PT
1_R
X_E
RR
PT
1_R
X_C
RS
SF
M-1
25-L
2-S
-D-L
CN
A
SM
TN
A_N
OT
PO
PU
LA
TE
DS
MT
TP
NA
I103
0P
T1_R
XD
<3..0>
I78
PT
2_R
X_E
RR
PT
2_C
OL_D
ET
PH
Y_IN
T
PT
2_T
XD
<3..0>
RE
F_C
LK
MD
IO
MD
IO
MD
IO
MD
C
PT
1_T
X_C
LK
PT
2_R
X_C
RS
PT
2_R
XD
V
PT
2_R
XD
<3..0>
SP
AR
EO
SC
25M
PT
2_R
X_C
LK
PT
2_C
OL_D
ET
PT
2_R
X_E
RR
RE
SE
T_
B
RE
SE
T_
B
RE
SE
T_
B
GM
II_
CL
KT
OM
AC
_B
UF
SP
AR
E
18/7
6(T
OT
AL)
06/0
7/2
006
1/1
(BLO
CK
)
PR
INT
ED
Mon
Feb
11
14:0
0:2
32008
ST
EV
ES
CU
LLY
BLO
CK
NA
ME
:_phy_im
bus_m
b_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
DS
33X
42X
82X
162E
E01A
0
39
75
11 1715 23
25
27 31 33 35 37 41 43
45
47
49
16 18 26
28 30 32 34 36 38 40
44
46
48
50
29
24
20
421410
3
22
2113
4
19
21
86 12
9
JB
04
39
75
11 1715 23
25
27 31 33 35 37 41 43
45
47
49
16 18 26
28 30 32 34 36 38 40
44
46
48
50
29
24
20
421410
3
22
2113
4
19
21
86 12
9
JB
05
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V2_5
IO
V3_3
V1_8
IO
50
49
48
47
46
45
44
43
42
41
40
39
3837
3635
3433
3231
302
9
28
27
24
23
22
2117117
4
25
26
20
1991
8
161210
2
14
3
65
18
1513
IO IOIO IOIO
IO
V3_3
IO
IO
IOIOIO
IOIOIOIO IOIOIOIOIOIO
IO
V2_5
IO
V3_3
IOV
1_8
50
49
48
47
46
45
44
43
42
41
40
39
3837
3635
3433
3231
3029
28
27
24
23
22
2117117
4
25
26
20
1991
8
161210
2
14
3
65
18
1513
IOIO
CLK
INP
IN86
MD
CP
IN81
TX
ER
RP
IN61
GT
XC
LK
PIN
79
CLK
TO
MA
CP
IN85
CLK
OU
TP
IN87
TX
CLK
PIN
60
RX
ER
PIN
41
CR
SP
IN40
CO
LP
IN39
RX
CLK
PIN
57
RX
DV
PIN
44
OU
TP
UT
RX
D[0
:7]
[PIN
56:P
IN45]
CLO
SE
TO
BG
_R
EF
PLA
CE
9.7
6K
RE
S
STIPLINETOV2_5PHY
PLACEMDIRESISTORSCLOSETOPHY
MAINTAIN50OHM
TX
D[0
:7]
[PIN
76:P
IN65]
TX
EN
PIN
62
INP
UT
BE
GIN
NIN
GO
FG
IGA
BIT
PH
YH
IER
AR
CH
YB
LO
CK
MA
C_C
LK
_E
N_S
TR
AP
__T
X_S
YN
_C
LK
MU
LT
I_E
N_S
TR
AP
__T
X_T
RIG
GE
R
LIN
K10LE
D_S
PE
ED
1
A0_D
UP
LE
X
MD
IC_
N
CLK
OU
T_B
UF
NO
N_IE
EE
_S
TR
AP
MA
N_M
DIX
_S
TR
AP
__T
X_T
CLK
RX
DV
_B
UF
MD
IX_E
N_S
TR
AP
TX
_C
LK
RX
_C
LK
_B
UF
TX
_C
LK
_B
UF
RX
_C
LK
30
RX
D<
7..0>
3030
GM
II_C
LK
FR
OM
_M
AC
RX
_C
LK
_B
UF
3 4
RX
D<
7..0>
V3_3
CLK
TO
MA
C_B
UF
MD
IB_
N
MD
IB_
P
PH
YO
SC
25
M
CLK
TO
MA
C_T
ES
TP
NT
PH
YO
SC
25M
RX
_E
RR
GREEN
TX
_E
R_
GM
II_C
LK
FR
OM
_M
AC
MD
IA_
P
PH
Y_IN
T
MD
IA_
N
MD
C
MD
IO
MD
ID_
N
MD
ID_
P
MD
IC_
P
TX
_E
R_
TX
_E
N
TX
_C
LK
_B
UF
RX
_C
RS
_B
UF
CO
L_D
ET
_B
UF
RESET_B
BG_REF
MD
C
RE
SE
T_B
MD
IO
RE
F_C
LK
PH
Y_IN
T
SP
AR
E<
4..1>
TX
_C
LK
TX
_E
N
RX
DV
RX
_C
RS
0 1
A0_D
UP
LE
X
2 3 4 5 6 7T
XD
<7..0>
0 1 2 5 6 7
GN
D
2.0
K
330
2.0
K
9.76K
50
50
TX
D<
7..0>
CLK
TO
MA
C
30
30R
X_E
RR
CO
L_D
ET
RX
_C
RS
RX
DV
_B
UF
RX
_E
RR
_B
UF
RX
_C
RS
_B
UF
CO
L_D
ET
_B
UF
RX
DV
30
CLK
TO
MA
C
CLK
TO
MA
C_T
ES
TP
NT
CLK
OU
T_B
UF
CLK
OU
T
CLK
TO
MA
C_B
UF
AC
TIV
ITY
LE
D_S
PE
ED
0
RX
_E
RR
_B
UF
1K
TX
_E
R_
LIN
K100LE
D_D
UP
LE
X
1K
LIN
K1000LE
D_A
NE
N
CO
L_D
ET
RX
_C
LK
1/2
(BLO
CK
)
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
06/0
7/2
006
19/7
6(T
OT
AL)
PR
INT
ED
Mon
Feb
11
13:3
9:4
42008
<T
XT
_G
IGA
BIT
PH
YM
OT
HE
RB
RD
CO
NN
EC
TO
R>
.S
CH
EM
AT
ICO
N<
PG
NM
_G
IGA
BIT
PH
YM
OT
HE
RB
RD
CO
NN
EC
TO
R>
BLO
CK
NA
ME
:_phy_dp83865bvh_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
92
90
96
123
98
100
34
102
33
32 31 28
24
27 3940
60
75
76
7172
68
67
66
65
62
79
61 57
55
52
56
51 50
47
46
45
41 44
8711
4
12
0
121
12
6
12
7
86
80
81 10
9
3 10
8
11
5
85 1817 88
951 7 13 14 8910986 94
128
U26
31 2
5678
4
RP
B9
0
31 2
5678
4
RP
B9
3
31 2
5678
4
RP
B9
8
31 2
5678
4
RP
38
31 2
5678
4
RP
34
31 2
5678
4
RP
36
31 2
5678
4
RP
32
31 2
5678
4
RP
31
RB119
12D
S41
31 2
5678
4
RP
40
RB
126
RB
124
31 2
5678
4
RP
39
RB
125
TP
01
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
IOIOIO
V3_3
IOIOIOIO
IOIOIO IO IO IO
IOIOIN
V2_5
V1_8
V2_5
V1_8
V3_3
IO IO IO IO
DP
83865_U
VSS<1..35>
MU
LT
I_E
N_S
TR
AP
/TX
_T
RIG
GE
R
MA
N_M
DIX
_S
TR
AP
/TX
_T
CLK
LIN
K10_LE
D/S
PE
ED
1_S
TR
AP
LIN
K100_LE
D/D
UP
LE
X_S
TR
AP
LIN
K1000_LE
D/A
N_E
N_S
TR
AP
MD
IX_E
N_S
TR
AP
PH
YA
DD
R<
1>
_S
TR
AP
DU
PLE
X_LE
D/P
HY
AD
DR
<0>
_S
TR
AP
AC
TIV
ITY
_LE
D/S
PE
ED
0_S
TR
AP
NO
N_IE
EE
_S
TR
AP
PH
YA
DD
R<
4>
_S
TR
AP
MA
C_C
LK
_E
N_S
TR
AP
/TX
_S
YN
_C
LK
PH
YA
DD
R<
2>
_S
TR
AP
PH
YA
DD
R<
3>
_S
TR
AP
CLK
_T
O_M
AC
MD
IB_N
MD
IA_P
INT
ER
RU
PT
*
MD
IA_N
MD
C
MD
IO
CLK
_IN
MD
ID_N
MD
ID_P
MD
IC_N
MD
IC_P
MD
IB_P
CLK
_O
UT
RX
_D
V/R
CK
RX
_E
R/R
XD
V_E
R
RX
D<
7>
RX
D<
6>
RX
D<
5>
RX
D<
4>
RX
D<
3>
/RX
3
RX
D<
0>
/RX
0
RX
D<
2>
/RX
2
RX
D<
1>
/RX
1
RX
_C
LK
TX
_E
R
GT
X_C
LK
/TC
K
TX
_E
N/T
XE
N_E
R
TX
D<
7>
TX
D<
6>
TX
D<
5>
TX
D<
4>
TX
D<
2>
/TX
2
TX
D<
3>
/TX
3
TX
D<
0>
/TX
0
TX
D<
1>
/TX
1
TX
_C
LK
/RG
MII_S
EL0
CR
S/R
GM
II_S
EL1
CO
L
TM
S
TC
K
TD
O
TD
I
TR
ST
*
RESET*
BG_REF
VDD_SEL_STRAP
1V8_AVDD3
1V8_AVDD2
1V8_AVDD1_<1..5>
2V5_AVDD<1..2>
IO_VDD<1..12>
CORE_VDD<1..8>
OF
MX
.+-
CA
PS
FO
RD
EC
OU
PLE
CH
EC
KT
HA
T2.2
KR
ES
US
ET
HE
SA
ME
RP
AC
KS
TR
AP
OP
TIO
NS
HE
RE
DO
NO
TF
OLLO
WD
AT
AS
HE
ET
EN
DO
FG
IGA
BIT
PH
YH
IER
AR
CH
YB
LO
CK
MD
IA_
N
MD
ID_
P
GR
EE
N
DE
FA
ULT
_C
AP
AC
ITO
R_1P
F_2_1
DE
FA
ULT
_C
AP
AC
ITO
R_1P
F_2_1
DE
FA
ULT
_C
AP
AC
ITO
R_1P
F_2_1
DE
FA
ULT
_C
AP
AC
ITO
R_1P
F_2_1
L1000O
B
JM
P_
3
GR
EE
N
JM
P_
3
GR
EE
N
.01UF
.01UF
.01UF
.01UF
4.7UF
4.7UF
LA
CT
OB
MD
IC_
N
MD
IC_
P
MD
IA_
P
MD
ID_
N
MD
IB_
N
MD
IB_
P
L10O
B
JM
P_
3
L100O
B
GR
EE
N
GR
EE
N
GR
EE
N
GR
EE
N
GR
EE
N
JM
P_
3
2.2
K
2.2
K
2.2
K 2.2
K
330
AC
TIV
ITY
LE
D_S
PE
ED
0
LIN
K10LE
D_S
PE
ED
1
LIN
K100LE
D_D
UP
LE
X
LIN
K1000LE
D_A
NE
N
2.0
K
JM
P_
3
2.2
K
JM
P_
3
JM
P_
3
JM
P_
3
JM
P_
3
NO
N_IE
EE
_S
TR
AP
MA
C_C
LK
_E
N_S
TR
AP
__T
X_S
YN
_C
LK
MD
IX_E
N_S
TR
AP
MA
N_M
DIX
_S
TR
AP
__T
X_T
CLK
MU
LT
I_E
N_S
TR
AP
__T
X_T
RIG
GE
R
.01UF
?
.01UF
?
.01UF
?
.1UF
?
.1UF
?
.1UF
?
.1UF
?
?
.1UF
?
.1UF
?
.1UF
?
.1UF
?
.1UF
?
4.7UF
?
4.7UF
?
4.7UF
?
.1UF
?
.1UF
?
.1UF
?
.1UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
?
?
.01UF
?
.1UF
?
.1UF
?
4.7UF
?
4.7UF
?
4.7UF
?
4.7UF
10K
RE
SE
T_B
MD
IO
PH
Y_IN
T
.1UF
?
.1UF
PR
INT
ED
Mon
Feb
11
13:3
9:1
72008
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
06/0
7/2
006
2/2
(BLO
CK
)20/7
6(T
OT
AL)
<T
XT
_G
IGA
BIT
PH
YM
OT
HE
RB
RD
CO
NN
EC
TO
R>
.S
CH
EM
AT
ICO
N<
PG
NM
_G
IGA
BIT
PH
YM
OT
HE
RB
RD
CO
NN
EC
TO
R>
BLO
CK
NA
ME
:_phy_dp83865bvh_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
13
2JP
27
13
2JP
26
13
2JP
24
13
2JP
23
12
DS
42
12
DS46
CB381
12
DS47
12
DS
43
12
DS45
12
DS
48
12
DS49
12
DS
44
CB448
13
2JP
19
13
2JP
18
CB402
13
2JP
17
13
2JP
16
13
2JP
25
CB359
CB399
CB352
31 2
5678
4
RP
B8
9
31 2
5678
4
RP
B8
8
RB
129
31 2
5678
4
RP
B1
02
81
RP
B1
06 7
2R
PB
10
6
63
RP
B1
06
54
RP
B1
06
5
10
87
1211
462 31 9
J2
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
1000P
F,
2K
V
MX
3-
MX
3+
J8J7MX
2-
J5J4J6J1 J2 MX
0-
MX
0+
MX
2+
J3 MX
1-
MX
1+
750
X4
CM
RC
HO
KE
S
0.0
1U
FX
4
CO
NN
_H
FJ11_1G
02E
_U
VC
C
TD
0+
TD
1+
TD
0-
TD
1-
TD
2+
SH
1
SH
2
TD
3+
TD
3-
GN
D
TD
2-
V2_5
V2_5
V3_3
V3_3
V3_3
V3_3
V3_3
V3_3
V2_5
V1_8
V3_3
(DS
31
70
SC
T,
TR
AN
SF
OR
ME
RS
AN
DC
ON
NE
CT
OR
S)
BE
GIN
NIN
G&
EN
DD
S3
3X
11
TE
3W
AN
BL
OC
K
330
1K 1K
TE
3_T
GC
LK
TE
3_T
SO
FO
TE
3_R
SE
R
TE
3_R
GC
LK
30
T3M
CLK
JTRST
JTDO
JTDI
JTCLK
CSMODE
WIDTH
T3_INT
RESET_B
TE
3_T
SE
R
TE
3_R
CLK
I
JTMS
TE
3_T
CLK
I
RD
WR
T3M
CLK
AD
DR
<10..0>
7
TR
EF
1
75
OH
M2P
44.7
36M
HZ
_3.3
V
840 2 3 5 6 0
51
1 2 3 6 7
51
332
51
TE
3_T
XP
1
RE
D
54
DA
T<
7..0>
30
TE
3_R
SO
FO
TE
3_T
XN
RR
EF
1
75
OH
M2P
332
TE
3_R
XN
TE
3_R
XP
RB
102
YB
08
U20
RB93
T03
RB103
J44
T03
RB105
RB94
J45
DS
36
RB
112
21/7
6(T
OT
AL)
ST
EV
ES
CU
LLY
1/1
(BLO
CK
)
06/0
7/2
006
BLO
CK
NA
ME
:_te
3w
an_dn.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
DS
33X
42X
82X
162E
E01A
0
21
18
45
C2
B2
C5
F4
E3
B7
J7H3
G3
A3
J2 K2
K3
J4
G4
B3
E9
D9
E1
E2
F1
F2
A8
F10
F9
A4
C7
E10
D7
G9
B6
C9
C10
A9
B10
B9
C8
C6
A6
B8
F6
G5
D3
E6
B4
F5
D4
G7
F7
E7
E8
G1
D2
E4
B5
A2
A10
G10
K6
K1
C1
J1
D8
H2
F3
C3
A1
A5
C4
D5
E5
B1
D1
A7
G2
H1
D6
H1
0 G8
H8
H9
J10J9G6
J8K8
H7
H6
K7
J6K9
H5
J5J3
F8
K5
K4
D10
K10
H4
28
27
65
1
2
26
25
87
1
2
12
31 2
5678
4
RP
B8
2
31 2
5678
4
RP
B8
3
31 2
5678
4
RP
B8
1
31 2
5678
4
RP
B8
4
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
IN
V3_3
IN
OUT
IN
IN
IN
IN
ININ
V3_3
V3_3
IN
G
S
OU
T
2:1
G
S
2:1
V3_3
OU
T
OU
T
DS
3170_B
GA
_U
A<
6>
VDD4
VDD5
VDD3
A<
0>
/BS
WA
P
RO
HS
OF
A<
4>
D<
0>
/SP
I_M
ISO
A<
8>
D<
1>
/SP
I_M
OS
I
D<
2>
/SP
I_S
CLK
D<
4>
D<
3>
D<
6>
/SP
I_C
PH
A
D<
7>
/SP
I_C
PO
L
D<
8>
D<
9>
D<
10
>
D<
11
>
D<
13
>
D<
12
>
D<
15
>
D<
14
>
NC
REFCLK
CLKO
VDD6
VDD2
VDD1
JTRST*
JTDO
JTDI
JTCLK
CS*
SPI
MODE
WIDTH
INT*
RDY*
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
AVSSR
AVSST
AVSSJ
AVSSC
GPIO<1>
GPIO<2>
GPIO<3>
GPIO<4>
GPIO<8>
TEST*
HIZ*
RST*
GPIO<7>
GPIO<6>
GPIO<5>
RS
OF
O/R
DE
N
RC
LK
O/R
GC
LK
RS
ER
TS
OF
O/T
DE
N
TC
LK
O/T
GC
LK
TS
ER
TS
OF
I
TC
LK
I
RO
HC
LK
RO
H
TO
HS
OF
TO
HC
LK
TO
HE
N
TO
H
RX
P
RN
EG
/RLC
V
RP
OS
/RD
AT
RLC
LK
TX
N2
TX
N1
TX
P2
TX
P1
TN
EG
TP
OS
/TD
AT
JTMS
ALE
A<
7>
A<
5>
A<
2>
A<
1>
RX
N
AVDDC
A<
3>
D<
5>
/SP
I_S
WA
P
TLC
LK
AVDDJ
AVDDT
AVDDR
RD*/DS*
WR*/RW
IN
IOIN
VC
C1
OS
C
GN
DO
UT
V3_3
OU
T
OUT
IN
OU
T
INT
_LE
DA
ND
TE
ST
PO
INT
SF
OR
AD
DR
/DA
TA
/CT
RL
AR
EIN
TH
EM
ICR
OP
RO
CE
SS
OR
BLO
CK
BE
GIN
NIN
GO
FD
S2
65
21
DK
HIE
RA
RC
HY
BL
OC
K
SP
ISE
L5
21
RLF
_LT
C521
TX
EN
AB
LE
521
BT
S5
21
330
PB
_R
CH
CLK
521
RS
ER
52
1
RS
YN
C5
21
TS
YN
C521
RC
HC
LK
52
1
PB
_R
SY
NC
521
PB
_R
SE
R521
PB
_T
SY
NC
521
30
D_DUT<7..0>
TC
HC
LK
52
130
12876543210
762 4 50 31
A_DUT<12..0>
30
PB
_T
CH
CLK
521
RE
FC
LK
IO521
RT
IP
PB
_R
CH
CLK
521
BP
CL
K5
21
BTS521
SPISEL521
JTRST
JTMS
JTCLK
JTDIJTDO
SCANEN521
SCANMO521
REFCLKIO521
RD_DUT
WR_DUT
CS_X3
INT521
MCLK521
RESET521
TX
EN
AB
LE
521
AL_R
SIG
F_F
LO
S521
PB
_R
SY
NC
521
RS
YS
CLK
521
RLF
_LT
C521
RM
_R
FS
YN
C521
RS
IG5
21
PB
_R
SE
R521
RC
LK
52
1
RR
ING
PB
_T
SY
NC
521
TS
IG521
PB
_T
CH
CLK
521
TS
SY
NC
IO521
TS
YS
CLK
521
TC
LK
521
TR
ING
TT
IP
TS
ER
521
RM
_R
FS
YN
C521
RS
IG5
21
TS
IG521
TS
ER
521
TC
LK
52
1
TS
YS
CLK
521
TS
SY
NC
IO521
TS
ER
521
RE
FC
LK
IO521
1K
SC
AN
EN
52
1
SC
AN
MO
52
1
RS
YS
CLK
521
AL_R
SIG
F_F
LO
S521
U2
1
DS
37
RB
120
RB
113 J
53
1/2
(BL
OC
K)
BLO
CK
NA
ME
:_ds26521dk01a0dutd
n_.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
06/0
7/2
006
ST
EV
ES
CU
LLY
22
/76
(TO
TA
L)
DS
33X
42X
82X
162E
E01A
0
12DS
38
9
10
20
49
48 33
2
26
1
47
46
45
44
43
4
3
8
12
41
22
21
40
42
5
35
36
34
37
39
38
13
27305154
55
29
28313250
53
52
57
5611
61 141518 17 161923
24
25
59
58
60
62
64
6376
31 2
5678
4
RP
B8
7
31 2
5678
4
RP
B8
6
31 2
5678
4
RP
B8
5
65
4
973
108
12
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
V3_3
6
10
84
12
3 5 7 9
CO
NN
_10P
OUT
IN
OU
T
OU
T
OU
T
OU
T
OU
T
IN
IN
IN
IND
S26521_U
TT
IP
TR
ING
TC
LK
TS
ER
TS
YS
CLK
TS
SY
NC
IO
TC
HB
LK
/CLK
TS
IG
A<
0>
A<
1>
A<
2>
A<
4>
A<
7>
A<
6>
A<
5>
A<
8>
A<
12
>
TS
YN
C
RR
ING
RC
LK
RS
ER
RS
IG
RM
/RF
SY
NC
RLF
/LT
C
D<
1>
/SP
I_M
OS
I
D<
2>
/SP
I_C
LK
D<
5>
/SP
I_S
WA
P
D<
4>
RS
YS
CLK
RS
YN
C
AL/R
SIG
F/F
LO
S D<
3>
D<
6>
/SP
I_C
PH
A
TX
EN
AB
LE
RESET*
MCLK
INT*
CS*
WR/RW*
RD/DS*
ATVDD
REFCLKIO
ACVDD
DVDD
DVSS
ACVSS
ARVSS
ATVSS
SCAN_MODE
SCAN_ENABLE
JTDO
JTDI
JTCLK
JTMS
JTRST
SPI_SEL
D<
7>
/SP
I_C
PO
L
BTSD
<0>
/SP
I_M
ISO
BP
CLK
RC
HB
LK
/CLK
A<
3>
RT
IP
ARVDD
V3_3
IN
IN
IN
IN
IN
IO
IN
EN
DO
FD
S2
65
21
DK
HIE
RA
RC
HY
BL
OC
K
TR
ING
TT
IP
MC
LK
521P
RE
BU
F
MC
LK
52
1
1.5
44M
HZ
_3.3
V
2.0
48M
HZ
_3.3
V
JM
P_
3
30
.1UF
560PF
61.9
61.9
RT
IP
RR
ING
J47
R37
R38 C121
C116
RB
123
JP
21
YB
13
YB
12
TB
05
TB
05
23
/76
(TO
TA
L)
DS
33X
42X
82X
162E
E01A
0
ST
EV
ES
CU
LLY
06/0
7/2
006
2/2
(BL
OC
K)
BLO
CK
NA
ME
:_ds26521dk01a0dutd
n_.
PA
RE
NT
BLO
CK
:\_
ds33x11dk_dn\
21
21
1 2
13
2
18
45
18
45
789
654
101112
3211
4
7
2
3
68
5
PA
GE
:
DA
TE
:T
ITLE
:
EN
GIN
EE
R:
AA
BB
CC
DD
112 2
334 4
556 6
778 8
CO
NN
_R
J4
8
E
H F
C
B
G
D
A
1:1
1:2
VC
C1
OS
C
GN
DO
UT
VC
C1
OS
C
GN
DO
UT V
3_3
V3_3
