DP3X Train Pack

CONTENTS... 2003 DP-3X Chassis Projection Television Information

Materials Prepared by… Alvie Rodgers C.E.T. (Chamblee, GA.)

June 2005 (ver n) Training Materials Prepared by: ALVIE RODGERS C.E.T.

2003 MODEL RELEASE

DIGITAL HD READY PTV

Model No Chassis 46W500 DP33W 2 51S700 DP36 1,3 57S700 DP36 1,3 65S700 DP36 1,3 51S500 DP37 3 57S500 DP37 3 65S500 DP37 3 57T500 DP37C 65T500 DP37C 57X500 DP37D 65X500 DP37D

1 Includes built in ATSC/QUAM tuner 2 Includes built in DVD Player 3 Includes built in Photo Card Reader

http://www.hitachiserviceusa.com

HITACHI PROJECTION

TELEVISION

DP-3X BLANK PAGE “NOTES”

BLANK PAGE

DP-3X TABLE OF CONTENTS

Table of Contents Page 1 of 3

June 2005 (ver n) Materials prepared by Alvie Rodgers C.E.T.

TOPICS PAGE

Continued on Next Page

SECTION (1) POWER SUPPLY DIAGRAMS: • LEDs (Visual Trouble Shooting) Stand By Power Supply Circuit Diagram Explained ------- 01-01 • LEDs (Visual Trouble Shooting) Stand By Power Supply Circuit Diagram -------------------- 01-02 • LEDs (Visual Trouble Shooting) Deflection Power Supply Circuit Diagram Explained ----- 01-03 • LEDs (Visual Trouble Shooting) Deflection Power Supply Circuit Diagram ------------------- 01-04 • Power Supply Shut Down Circuit Diagram Explained -------------------------------------------- 01-05 • Power Supply Shut Down Circuit Diagram --------------------------------------------------------- 01-10 • Protect (Deflection) Hi Volt Shut Down Circuit Diagram and Explanation ------------------- 01-11 • Prot_CPT and PROT_SW Shut Down Circuit Diagram ----------------------------------------- 01-12 • SW +115V Hi Voltage Regulation Circuit Diagram Explained ---------------------------------- 01-13 • SW +115V Hi Voltage Regulation Circuit Diagram ----------------------------------------------- 01-14

SECTION (2) MICROPROCESSOR INFORMATION:

• Microprocessor DATA COMMUNICATION Explanation ------------------------------------- 02-01 • Microprocessor DATA COMMUNICATION Circuit Diagram ------------------------------------ 02-05 • Audio Video Mute Circuit Diagram Explanation ------------------------------------------------- 02-06 • Audio Video Mute Circuit Diagram ----------------------------------------------------------------- 02-08 • Microprocessor NTSC Sync Input Circuit Diagram Explained --------------------------------- 02-09 • Microprocessor NTSC Sync Input Circuit Diagram Circuit Diagram ----------------------------- 02-10

SECTION (3) VIDEO CIRCUIT INFORMATION:

• Video NTSC Circuit Diagram Explained ----------------------------------------------------------- 03-01 • Video NTSC Circuit Diagram Circuit Diagram ------------------------------------------------------ 03-03 • Component Video and NTSC Continued Circuit Diagram Explanation ----------------------- 03-04 • Component Video and NTSC Continued Circuit Diagram --------------------------------------- 03-06 • Rainforest IC Pulse Explanation Explained -------------------------------------------------------- 03-07 • ABL Circuit Diagram Explanation ------------------------------------------------------------------- 03-08 • ABL Circuit Diagram ---------------------------------------------------------------------------------- 03-09 • Component Sync Circuit Diagram Explanation ----------------------------------------------------- 03-10 • Component Sync Circuit Diagram --------------------------------------------------------------------- 03-11 • ATSC (Digital Tuner) Block Diagram DP-36 and DP-38 Only -------------------------------------- 03-12 • DVI Input Circuit Diagram ---------------------------------------------------------------------------- 03-13

• Audio Video Mute Circuit Diagram Explanation (See Microprocessor Section) -------- 02-06 • Audio Video Mute Circuit Diagram (See Microprocessor Section) ----------------------- 02-07




TOPICS PAGE


SECTION (4) AUDIO CIRCUIT INFORMATION: • Audio Main Terminal Circuit Diagram Explanation ----------------------------------------------------------- 04-01 • Audio Main Terminal Circuit Diagram --------------------------------------------------------------------------- 04-02 • Main / Sub Audio Selection Circuit Diagram Explanation --------------------------------------------------- 04-03 • Main / Sub Audio Selection Circuit Diagram ------------------------------------------------------------------- 04-04

SECTION (5) DEFLECTION CIRCUIT:

• Horizontal Drive Circuit Diagram Explanation ---------------------------------------------------------------- 05-01 • Horizontal Drive Circuit Diagram -------------------------------------------------------------------------------- 05-03 • IH01 Horizontal Drive IC Voltages and Waveforms (Also, Not Running Info.) ------------------------- 05-04 • Sweep Loss Detection Circuit Diagram Explanation ----------------------------------------------------------- 05-05 • Sweep Loss Detection Circuit Diagram --------------------------------------------------------------------------- 05-06 • Vertical Output Circuit Diagram Explanation ------------------------------------------------------------------ 05-07 • Vertical Output Circuit Diagram ---------------------------------------------------------------------------------- 05-08 • Pincushion Circuit Diagram --------------------------------------------------------------------------------------- 05-09 • Pincushion Circuit Diagram --------------------------------------------------------------------------------------- 05-10

SECTION (6) DIGITAL CONVERGENCE CIRCUIT INFORMATION:

• Digital Convergence Interconnect Circuit Diagram Explanation ------------------------------------------- 06-01 • Digital Convergence Interconnect Circuit Diagram ---------------------------------------------------------- 06-05 • Remote CLU5728TSI (Digital Convergence Mode Functions) DP-37 ------------------------------------- 06-06 • Remote CLU5727TSI (Digital Convergence Mode Functions) DP-33W ---------------------------------- 06-07 • Remote CLU5725TSI (Digital Convergence Mode Functions) DP-37C and DP-37D ------------------- 06-08 • 46" Overlay Dimensions ------------------------------------------------------------------------------------------- 06-09 • 51" Overlay Dimensions ------------------------------------------------------------------------------------------- 06-10 • 57" Overlay Dimensions ------------------------------------------------------------------------------------------- 06-11 • 65" Overlay Dimensions ------------------------------------------------------------------------------------------- 06-12

SECTION (7) ADJUSTMENT INFORMATION: Only information that differs for the DP-2X (previous chassis) are included.

• DCU Crosshatch Phase Settings --------------------------------------------------------------------------------- 07-01 • Off-Set for Red and Blue Raster Position Adjustment ------------------------------------------------------ 07-02 • Vertical Size Adjustment ------------------------------------------------------------------------------------------- 07-03 • Horizontal Size Adjustment --------------------------------------------------------------------------------------- 07-04 • DCU Character Set-Up and DCU Data Confirmation Adjustment --------------------------------------- 07-05 • DCU Pattern (Sensor Position) Set-Up Adjustment ---------------------------------------------------------- 07-06 • Read from ROM Notes -------------------------------------------------------------------------------------------- 07-07 • Remote CLU5728TSI (Digital Convergence Mode Functions) DP-37 ------------------------------------- 07-08 • Remote CLU5727TSI (Digital Convergence Mode Functions) DP-33W ---------------------------------- 07-09 • Remote CLU5725TSI (Digital Convergence Mode Functions) DP-37C and DP-37D ------------------- 07-10 • Adjusting Digital Convergence Using an External Signal --------------------------------------------------- 07-11 • Magic Focus Error Codes ------------------------------------------------------------------------------------------ 07-12 • Magnet Locations --------------------------------------------------------------------------------------------------- 07-13

• Overlay Dimensions (See Digital Convergence Section) --------------------------------------- 06-09 ~06-12




TOPICS PAGE

SECTION (8) MISCELLANEOUS INFORMATION:

• Signal PWB Drawing --------------------------------------------------------------------------------- 08-01 • Deflection PWB Drawing ---------------------------------------------------------------------------- 08-02 • Power Supply PWB Drawing ----------------------------------------------------------------------- 08-03 • CRT PWBs Drawing ---------------------------------------------------------------------------------- 08-04 • Front Control PWBs Drawing ---------------------------------------------------------------------- 08-05 • Rear Panel DP-36 (Terminal Input) Drawing (S700 Models) ------------------------------------ 08-06 • Rear Panel DP-37 (Terminal Input) Drawing (S500 Models) ----------------------------------- 08-07 • Rear Panel DP-37C (Terminal Input) Drawing (T500 Models) --------------------------------- 08-08 • Rear Panel DP-37D (Terminal Input) Drawing (X500 Models) -------------------------------- 08-09 • Rear Panel DP-33W (Terminal Input) Drawing (W750 Models) ------------------------------- 08-10

SECTION (9) DP-33W DVD TROUBLESHOOTING:

• No DVD Player Picture ------------------------------------------------------------------------------ 09-01 • No DVD Player Analog Audio ---------------------------------------------------------------------- 09-02 • No DVD Player Digital Audio ---------------------------------------------------------------------- 09-03 • DVD Player Power Supply Check ----------------------------------------------------------------- 09-04 • DVD Player Control Check ------------------------------------------------------------------------- 09-05 • DVD Player Audio / Video Check ------------------------------------------------------------------ 09-06 • DVD Player Interface Block Diagram ------------------------------------------------------------ 09-07 • DVD Player Video Signal Diagram ---------------------------------------------------------------- 09-08 • DP-33W Microprocessor Data Communication Signal Diagram --------------------------- 09-09 • DVD Player Audio Signal Path Signal Diagram ------------------------------------------------ 09-10 DVD PLAYER TROUBLESHOOTING PICTURES: • DVD Player Front View and Plastic Cover ------------------------------------------------------ 09-11 • DVD Player Control Panel Removal and Plastic Cover Removal --------------------------- 09-12 • DVD Player Removal and Dropped Down But Still Connected ----------------------------- 09-13 • DVD Player Removed and Top View ------------------------------------------------------------- 09-14 • DVD Player Top Screws Removal and Ribbon Cables Identified --------------------------- 09-15 • Separation DVD Player From Power Supply PWB -------------------------------------------- 09-16 • DVD Player Separated From Power Supply PWB --------------------------------------------- 09-17 • Power Supply PWB Troubleshooting Layout --------------------------------------------------- 09-18

SECTION (10) THINGS YOUR SHOULD KNOW: ----------------------------------- 10-01

Alvie W Rodgers

Use Contents on the Left Hand Side to Navigate to Topics as this section can change often. Or Go to the page after the Section 10 Things You Should Know Section Divider for an Index.


BLANK PAGE

DP-3X CHASSIS INFORMATION

POWER SUPPLY INFORMATION

SECTION 1


BLANK PAGE

DP-3X LED (Visual Trouble Detection) CIRCUIT EXPLANATION

PAGE 01-01

STAND BY POWER SUPPLY This explains the LED used for Visual Trouble Shooting Circuit Diagram explanation: (See DP-3X LED (Visual Trouble Detection) Diodes for Stand By Power Supply Diagram for details) 1 GREEN In the DP-3X chassis, there is 1 Green LED in the Stand By power supply. Use this LED to determine if the set is experiencing a problem. The LEDs can be used in the following ways. OFF: • If the LED is off, then the power supply that is being monitored is unavailable. (Excluding the possibility

that the LED itself is malfunctioning). • If the LED turns on but then quickly goes off, then the power supply that is being monitored can be sus-

pected. ON: • If the LED is on, then the power supply that is being monitored is working normal. (There is the possibility

that the power supply being monitored may in fact be present but low. If after making visual inspection and all seems OK, but there’s still a problem, be sure to check the accuracy of the power supply in question.

GREEN LED D913. D913 (Stand By +5V)

• Monitors the Stand By +5V output from U901 pin 1. • This is a new IC in the DP-3X chassis. It is a self contained DC-DC converter that provides the Stand

By +5V which keeps the necessary circuits alive when the set is turned off. Such as the Microprocessor, etc…..

DP-3X CHASSISL.E.D. (Visual Troubleshooting) for the Stand By Power Supply

(1 Green L.E.D. for visual trouble sensing observation)

C919

GREENL.E.D.U901 L924

PPS5

10

8

9 SBY + 5V

PAGE 01-02

D9134 Gnd

Stand ByDC-DC

Converter

C918C922

5

6

7

Gnd

Gnd

Gnd

D913 illuminates when the Stand By +5V is available.

DP-3X LED (Visual Trouble Detection) CIRCUIT EXPLANATION

PAGE 01-03

This explains the LEDs used in the Deflection Power Supply used for Visual Trouble Shooting Circuit Dia-gram explanation: (See DP-3X LED (Visual Troubleshooting) for the Deflection Power Supply Diagram for details) 5 LEDS, 4 GREEN AND 1 RED In the DP-3X chassis, there are 5 total LEDs that can be used for Visual Trouble shooting. 4 Green and 1 Red. Use these LEDs to determine if the set is experiencing a problem. The LEDs can be used in the following ways. OFF:

If the LED is off, then the power supply that is being monitored is unavailable. (Excluding the possibil-ity that the LED itself is malfunctioning). NOTE: If D932 LED opens, then the set will be in shut down condition because of it’s current flow explained below. If the LED turns on but then quickly goes off before the others, then the power supply that is being monitored can be suspected.

ON:

If the LED is on, then the power supply that is being monitored is working normal. (There is the possi-bility that the power supply being monitored may in fact be present but low. If after making visual in-spection and all seems OK, but there’s still a problem, be sure to check the accuracy of the power supply in question.

RED LED D912 D912 is used to monitor the Start Up and Run voltage for the Driver IC I901. This IC is used to generate the fol-lowing voltages.

• Audio SW +30V • SW +10V • +220V • SW+28V • SW -28V • SW +115V

The LED D912 is attached to pin 4 of I901. If the voltage is missing, the LED will not light. GREEN LEDs D956, D955, D954 and D932. D956 (Audio +30V)

• Monitors the Audio +30V output from T901 pin 18 and rectifier D919 cathode. D955 (SW +5.5V)

• Monitors the SW +5.5V generated by the SW +5.5V regulator I905 pin 1 from T901 pin 15 and rectifier D922 cathode.

D954 (SW +28V) • Monitors the SW +28V output from T901 pin 15 and rectifier D922 cathode. • Note: This LED requires the SW –28V power supply to be functioning to operated. If the LED opens, or

the negative SW –28V is missing, this LED will not illuminate. If the SW –28V is missing, the set will shut down.

D932 (SW +115V) • Monitors the SW +115V output from T901 pin 11 and rectifier D925 cathode. • This power supply is used for Deflection and High Voltage generation.

I904115V Regulator C946

C934

PPD5

DP-3X CHASSISL.E.D. (Visual Troubleshooting) for the Main Power Supply

(5 Total L.E.D. for visual trouble sensing observation, 4 Green and 1 Red)

C925

1.59AGREENL.E.D.

D919T901 L909

C926

E901

GREENL.E.D.

D922

C932

PPS5

82.28A

Right Audio17

18

SW + 5.5V

13

15

L910

GREEN L.E.D.

C942

C943

90.85A

SW + 115V

12

11

56

Gnd

Gnd

9L915E904 I905

SW+5.5VReg

1

3

2

1.77A

C933

C936

+115V D925R944 0.39 Ohm E907

D932

L923

10R952

R953

T901

+115VOver

CurrentQ905

D912

R913

Run

I901Driver/Output IC

I906AC

4

Regulator Photocoupler

3

1

2

Start UpOsc B+

16.3V

4

7.5P/PR907R906

D911C911

R918

D907

1RED L.E.D.

FromRelayS901

Hot Ground frompin 9 of T901

SW + 115V

GREEN L.E.D.1

1.00ASW+ 28V

D954

L919

2R964

D952 D953

See ShutDown Circuit

5

D908

D910

C924

R934

D955

C949

From Pin 8 T901

SW + 115V

R942R914

D927

T901

R965

R940

PAGE 01-04

D956

R931 IAA1Ft. Audio

Out

9

10

7

12 Left Audio

28V

C935

5 8

6

R933

R932

L914

L9183 Gnd

4 Gnd

5 Gnd

7 Gnd

SW+ 28V

34

Gnd

Gnd

C941

C939

E905C940-28V

L920

D92314

R946

Q901

R941

2

DP-3X POWER SUPPLY SHUT DOWN EXPLANATION

PAGE 01-05

GENERIC SHUT DOWN CIRCUITS EXPLAINED: The following circuits are commonly used in Hitachi product and relate to the drawing on page 01-10: SW +115V EXCESSIVE CURRENT DETECTION (See Figure 1) One very common circuit used in many Hitachi tele-vision products is the B+ Excessive Current Sensing circuit. In this circuit is a low ohm resistor R944 in series with the SW +115V. The value of this resistor is 0.39 ohm. When the current demand increases, the voltage drop across the resistor increases. If the volt-age drop is sufficient to reduce the voltage on the base of Q905, the transistor will conduct, producing a Shutdown signal that is directed to the appropriate circuit indicated on the drawing on page 01-10 as point (A). NEGATIVE VOLTAGE LOSS DETECTION (See Figure 2) The purpose of the Negative Voltage Loss detection circuit is to compare the negative voltage with its’ counter part positive volt-age. If at any time, the negative voltage drops or disappears, the circuit will produce a Shutdown signal. In Figure 2, there are two resistors of equal value, (15K). One to the positive voltage SW +28V and one to the negative voltage SW –28V. At their tie point, (neutral point), the voltage is effec-tually zero (0) volts. If however, the negative voltage is lost, the neutral point will go positive. This in turn will cause the zener diode D952 to fire, creating a Shutdown Signal through D953 and on to the appropriate circuit indicated on the drawing on page 01-10 as point (A). Note: The LED D954 used for visual trouble shooting is illumi-nated by the current draw from +28V to the –28V supply. VOLTAGE TOO HIGH DETECTION (See Figure 3) Another circuit used is the Voltage Too High Detec-tion circuit. In the example shown in Figure 3, the zener diode D931 is connected to a voltage divider R952 and R953. If the voltage source rises too high, the voltage at the divider center point will rise as well and trigger or fire the zener diode which produces a Shutdown signal through D930 and on to the appropri-ate circuit indicated on the drawing on page 01-10 as point (A).

Figure 1

SW +28V

Shut-Down Signal

D954

D953

D952

SW -28V

R96415K

R96515K

Voltage LossDetector

Figure 2

SW +115V

Voltage TooHigh Detector

Shut-DownSignal

D931

D930

R952

R953

Figure 3

(Continued on page 6)

Current Sensor

BaseBias

Shut-Down Signal

R944 0.39

Q905

SW+115V

C949

R947

R946


PAGE 01-06

B+ GENERATION FOR THE MAIN POWER SUPPLY DRIVER IC I901: Vcc for the Driver IC is first generated by the AC input. This voltage is called Start Up Voltage. I901 normal pin 4 voltage is 23.3V. However, it will begin operation at 12V on pin (4) of I901. When the set is turned on by S901, AC is applied. AC is routed through the main fuse F901 (a 10 Amp fuse), then through the Line filter L901 to prevent any internal high frequency radiation for radiating back into the AC power line. After passing L901 filter it passes another filter L903. The HOT leg of AC is routed through the relay S901 and AC arrives at the main full wave bridge rectifier D901 where it is converted to Raw 150V DC voltage to be supplied to the power supply switching transformer T901 pins (1 and 2). However, one leg of the AC is routed to R906 and R907 (both a 3.9K ohm resistor), filtered by C911, clamped by a 36V Zener D911 and made available to pin (4) of I901 as start up voltage. When this voltage reaches 13Vdc, the internal Regula-tor of I901 is turned On and it begins to operate. When the power supply begins to operate by turning on and off the internal Switch MOS FET, the Raw 150V DC routed through T901, in on pin 3 (Drain) and out on pin 2 which is the Source. The Source of the internal Switch MOS FET is routed out of pin (2) through four low ohm resistors (R908, R909, R910 and R911) to hot ground. When the internal Switch MOS FET turns on, it causes the transformer to saturate building up the magnet field. When the internal Switch MOS FET turns off, the magnet field collapses and the EMF is coupled over to the secondary windings, as well as the drive windings. The drive windings at pin (8) produce a run voltage pulse which is rectified by D907, filtered by C911 then routed clamped by D911 and now becomes run voltage (23.3V) for I901 pin 4. HOT GROUND SIDE SHUT DOWN SENSING CIRCUITS. (Specific to I901). In addition, there are 4 Hot Ground side Shutdown inputs that are specifically detected by the main power driver IC I901. These sensors circuits protect I901 from excessive current, temperature or over voltage. LATCHED SHUT DOWN MONITORS: (AC must be removed to recover). 1. (OVP) Pin 4 is monitored for Over Voltage Protection at pin 4 of I901. 2. (TSD) I901 itself is monitored for Excessive Heat. This block is labeled TSD. (Thermal Sensing Device). 3. (Trigger) Over Load Protection monitors the difference between the Hot Ground and Floating Ground. RECOVERING SHUT DOWN INPUT: (Driver IC will recover on it’s own when trouble is removed.) 4. (OCP) Pin 1 monitors the low ohm resistors, R908, R909, R910 and R911. If these resistors have an excessive current

condition caused by monitoring the current through the internal Switch MOS FET, the voltage will rise and pin 1 has an internal Over Voltage detection op-amp. If this voltage rises enough to trigger this op-amp, the IC will stop producing a drive signal.


Any PositiveB+ Supply

B+

Q1

Shut-Down Signal

VoltageLoss

Detector

Figure 4

VOLTAGE LOSS or SHORT DETECTION (See Figure 4) One circuit used is the Voltage Loss Detection cir-cuit. This is a very simple circuit that detects a loss of a particular power supply and supplies a Pull-Down path for the base of a PNP transistor. This circuit consist of a diode connected by its cathode to a positive B+ power supply. Under nor-mal conditions, the diode is reversed biases, which keeps the base of Q1 pulled up, forcing it OFF. However, if there is a short or excessive load on the B+ line that’s being monitored, the diode in effect will have a LOW on its cathode, turning it ON. This will allow a current path for the base bias of Q1, which will turn it ON and generates a Shutdown Signal.


PAGE 01-07

The next explanation discusses the Cold Ground side shut down circuit operation. This explains the Power Supply Shut Down Circuit Diagram: See DP-3X Power Supply Shut Down Diagram for details Use this explanation and Diagram in conjunction with the following diagrams; DP-3X Deflection Protect Power Supply Shut Down Circuit Diagram and DP-3X PROT_CPT and PROT_SW Shut Down Circuit Diagram. The Power supply is centered around the Switching Transformer T901 and the driver IC, I901. This power supply creates voltages that are Switched on when the Set is turned on.

1. Audio SW +30V 2. SW +10V 3. +220V 4. SW+28V 5. SW -28V 6. SW +115V

Other supplies are generated from these 6 main voltages. Q904 Relay Inhibit Activation. (SHUT DOWN) called COMMON ACTION CIRCUIT. All Shut Down events will cause the main power relay to turn off. This action will stop all secondary power supplies. The Low Voltage power supply (Stand-By) continues to operate. If any of the 23 shut down circuits activate, the base of Q904 will go High. This turns on Q903 and removes the Power On High from PPS4 connector pin 7 called Power_1 and the main power supply will STOP. Q903 operates as a “latch”. This prevents Q904 from turning off is the shut down signal disappears after shutdown. SOME SHUTDOWN CIRCUITS ARE DEFEATED IN STANDBY MODE. (Set Off). When the set is turned off or in Stand By, 12 of the shut down inputs are not active.

• Shorted SW+35V (from voltage divider R940 and R941 off the SW+115V from pin 11 of T901). This voltage is monitored by D938.

• Shorted SW+10V (from pin 16 of T901). This voltage is monitored by D939. • Shorted SW+5.5V (from pin 1 of I905) This voltage is monitored by D940. • Shorted 220V (from pin 10 of T901) This voltage is monitored by D941 and D942. • Shorted SW+6.3V (from pin 1 of I906) This voltage is monitored by D943. • Prot_SW (6 shut down inputs) This voltage is monitored by D944.

1. SW +2.2V 2. SW +3.3V 3. SW +5V 4. SW +9V 5. SW +9.3V 6. Blue CRT VM 220V excessive current sensing circuit.

• Shorted SW+28V (from pin 15 of T901) This voltage is monitored by D943. These shut down circuits are defeated because the SW (Switched) power supplies are turned off in standby. So to prevent faults triggering of the shutdown circuit, the sensing circuits are turned off also.. Q906 supplies the high for shutdown if any of the shut down circuit attached to its base become low. Q906 requires emitter voltage to operated. Emitter voltage is supplied from the SW +6.3V and SW +10V line. This voltage must be active for Q906 to function. When the set is turned off these switched voltages disappear, so Q906 can no longer operate. COLD GROUND SIDE SHUT DOWN INPUTS EXPLAINED GENERAL INFORMATION (See previous pages for generic circuit details): All of the Power Supply Shutdown circuitry can be broken down into the following categories;

• Voltage Missing Detection or Short Detection or Negative Voltage Loss Detection • Voltage Too High Detection • Excessive Current Detection



PAGE 01-08

COLD GROUND SIDE SHUT DOWN SENSING CIRCUITS. (AC must be removed to recover). Looking at the base of Q904 the shut down events are triggered by the following. SHUT DOWN CIRCUITS: There are a total of 23 individual Shutdown inputs to the Relay Inhibit transistor Q904. Many of these are discrete circuits and will be described later. However, there are some that are routed to the Power Supply from external circuits not shown on the Power Supply Shut Down circuit diagram.

• There are a total of 3 individual Shutdown inputs from the Deflection PWB via Protect_Def routed through steer-ing diode D951. (See Deflection Protect Power Supply Shut Down Circuit Diagram). 1. Vertical Output I601 Excessive Current Detection 2. -5V Loss Detection 3. Excessive High Voltage Detection

• There is 1 Shutdown input from the Protect_CPT circuit routed through steering diode D959. This input is from QE08 on the Red CRT PWB. From the Red CRT PWB to the Green CRT PWB via ERG1 connector pin 7 called VM Protect, Green CRT PWB to Signal PWB via PSC connector pin 3 called VM Protect, from Signal PWB to Power PWB via PPS4 connector pin 6 called Protect_CPT. This signal would be high if the +220V draws exces-sive current on the Red CRT PWB. (See PROT_CPT & PROT_SW Shut Down Circuit Diagram).

• There are 6 individual Shutdown input from the Protect_SW circuit monitored by D944. • 1 of these inputs is from QEA8 on th the Blue CRT PWB. From the Blue CRT PWB to the Green CRT PWB

via EGB1 connector pin 8 called Gain.Cont. From the Green CRT PWB to Signal PWB via PSC connector pin 2 called Gain.Cont. From the PSC connector pin 2 to the base of Q554 which inverts this High to a Low. From Q554 collector to the PPS4 connector pin 5 now called Protect_SW. From the Signal PWB to Power PWB via PPS4 connector pin 5. This signal would be low if the +220V draws excessive current on the Blue CRT PWB.

• 5 of these inputs are monitoring for a shorted B+ line. These circuits are on the Signal PWB 2 of 3. They moni-tor the following;

1. SW +2.2V from I404 pin 4. 2. SW +3.3V from I403 pin 3 monitored by D402. 3. SW +9V monitored by D404. 4. SW +9.3V monitored by D403. 5. SW +5V from I402 pin 3 monitored by D401. (See PROT_CPT & PROT_SW Shut Down Circuit Diagram).

All of the Cold Ground side Shutdown detection circuits can be categorized by the previously described shut down circuits which were discussed in the Generic Shut Down Circuits Explanation section. In the following explanation, the Shutdown circuits will be grouped. This will assist the Service Technician with trouble shooting the Chassis, by understanding these circuits and having the associated circuit routs, the technician can then “Divide and Conquer”. Voltage Loss (or Short) Detection All short detections signals active (Lo). Routed to the base of Q906 which inverts the signal to a (Hi) then through D933 to the base of Q904, Common Action Circuit.

On the Signal PWB 2 of 3 PROT-SW All routed through PPS4 pin 5 to D944 on Power PWB. Labeled PROT-SW on the Schematic. (See Prot_CPT & Prot_SW Shut Down Circuit Diagram)

• Shorted SW+2.2V (I404 pin 4) monitored by R420 • Shorted SW+3.3V (I403 pin 3) monitored by D402 • Shorted SW+5V (I402 pin 3) monitored by D401 • Shorted SW+9V monitored by D404 • Shorted SW+9.3V monitored by D403



PAGE 01-09

On the Power PWB • SW –7V Voltage Loss Detection Monitored by D949 and routed through D950. In this circuit, if the SW –7V is

lost, the positive +6.3V will forward bias D949 and it will fire causing shut down. • SW –28V Voltage Loss Detection Monitored by D952 and routed through D953. In this circuit, if the SW –28V is

lost, the positive +28V will forward bias D952 and it will fire causing shut down. In the Deflection Circuit

• –5V Voltage Loss Detection Monitored by DK90. In this circuit, if the –5V is lost, the positive +5V will forward bias DK90. Any abnormality seen in the deflection circuit will generate a high that will be routed through the PPD4 connector pin 6 to D951. (See DP-3X Deflection Protect Shut-Down Circuit Diagram for details)

Voltage Too High Detection All voltage too high detections circuits are active (Hi) and routed to the base of Q904, Common Action Circuit. (See DP-3X Power Supply Shut-Down Circuit Diagram for details)

On the Power PWB. • SW +115V Voltage Too High Detection Monitored by D931 and routed through D930. • Audio Ground If the Audio Output IC IAA1 has an internal short, the Audio ground will go positive. This is Moni-

tored by D960 and routed through D961. • SW +10V Voltage Too High Detection Monitored by D957 and routed through D958. • SW +5.5V Voltage Too High Detection Monitored by D947 and routed through D948.

From, the Deflection circuit output called Protect_Def.

• DH14 High Voltage Too High Sensing Circuit. This circuit monitors the High Voltage line generated by rectify-ing the pulse from the flyback TH01 pin 5. If the voltage at the cathode of DH15 goes too high, this zener will fire. This high will be routed to pin 6 of PPD4 to Protect_Def. Any abnormality seen in the deflection circuit will gener-ate a high that will be routed through the PPD4 connector pin 6 to D951. (See DP-3X Deflection Protect Shut-Down Circuit Diagram for details) • At the same time, the zener diode DH14 will fire and this high will be routed to pin 7 of IH01. This is the

Horizontal Drive for High Voltage and this IC will shut off, turning off High Voltage drive pulses.

Excessive Current Detection (See DP-3X Power Supply Shut-Down Circuit Diagram for details)

On the Power PWB. • SW +115V Excessive Current Detection Monitored by Q905 and D928 and routed through D930. If the Deflec-

tion/High Voltage Circuit draws too much current, R927 will develop a larger voltage drop. This will cause the base voltage of Q905 to fall turning on this transistor. When this happens, it’s collector will go high. This high will be routed to D928 causing it to fire. This high will be routed through D930 and to the base of Q904 shutting off the relay.

In the Deflection Circuit on the Power/Deflection PWB.

• Q604 Vertical Circuit Excessive Current Sensing Circuit. This circuit monitors the +28V line going to I601 Ver-tical Output IC. If the IC draws too much current, R629 will develop a larger voltage drop. This will cause the base voltage of Q604 to fall turning on this transistor. When this happens, it’s collector will go high. This high will be routed through D608 and to pin 6 of PPD4 to Protect_Def. Any abnormality seen in the deflection circuit will gen-erate a high that will be routed through the PPD4 connector pin 6 to D951. (See DP-3X Deflection Protect Shut-Down Circuit Diagram for details)

On the CRT PWB PROT_CPT. (See PROT_CPT & PROT_SW Shut Down Circuit Diagram).

• On the RED CRT PWB +220V Excessive Current Detection Monitored by RE35. If the 220V draws too much current, the base voltage of QE08 will fall turning it on. The collector will go high. This high will go through ERG1 pin 7, PSC pin 3, PPS4 pin 6 to D959.

• On the BLUE CRT PWB VM+220V Excessive Current Detection Monitored by REF1. If the VM220V draws too much current, the base voltage of QEA8 will fall turning it on. The collector will go high. This high will go through EGB1 pin 8, PSC pin 2, to the base of Q554 on the Signal PWB. This high turns on Q554B and it’s col-lector goes low. This low is routed to the PPS4 pin 5 to the cathode of D944 causing D945 to fire and pull the base of Q906 low turning it on causing shut down.

R947

DP-3X MAIN POWER SUPPLY SHUT DOWN DIAGRAMD938R958

SW +35VD939R959

SW +10VD940R960

SW +5.5VD942R961

+220VD943R962

SW +6.3VD944D945

Prot_SWD946R963

SW +28V

SW +6.3VSW +10V

D936D935

R957

D9346V

R954 C951

Active Lo

SHORTDETECTION

Q906

AC

SBY +5V

D917 C921

Q902

R927

D918

D933

R929

PPS4

6

7

R949

R948

Q904

C947 Q903

C948

R950

D959

D961 D960

Audio GndD958 D957

SW +10VD948 D947

SW +5.5VD951

Protect_DefD950 D949

SW -7V

+6.3VR937

R939

D953 D952

SW -28VR965

D954

SW +28VR964

Q905

R944

C943

D925

C949 R946

E907 PPD5

9

10

L923

D928

R951C950

R952

D929D931

D932

11

T901

S901

PAGE 01-10

SW+115

D941

R956 C952

A

Point

D930

R953

56

Protect_CPT1

Power_1

Power On/Offonoff

3

12

23RelayDriver

RelayInhibit

PROTECT _DEF

DP-3X DEFLECTION PROTECT POWER SUPPLY SHUTDOWN DIAGRAM

PAGE 01-11

Flyback

5OP

29.01V

TH01

RH32

5LH06

Excessive HiVoltage Det.

RH23

CH17

DK90

Normal

Active

3ABL

I601

10

Vertical Output Circuit

R630 R631

C610

6DH15

R6290.68 Ohm

Q604

28V

D608

Excessive Vertical Current Det.

R632

See Power Supply Shut DownCircuit Diagram for continuation.

RH32 allows ABL fluctuations to manipulate the TriggerPoint of Shut Down as screen brightness varies.ABL is inverse proportionate to brightness.This prevents false Shut Down triggering.

Any fluctuations in High Voltage will also bereflected by the 50P output P/P.By monitoring the 50P (50 Pulse) rises in High Voltagewill be sensed. If High Voltage climbs too high, DH15will fire and trigger a shut down event.DH14 will fire and stop High Voltage Horz. Drive

If the Vertical Output IC has a problem, R629will sense the current rise. The voltage drop will

be reflected at the base of Q604 turning it onand producing a Shut Down high.

DK90 Monitors the -5V and +5V lines going to the DCU.If the -5V line is loss, the +5V line provides the Shut Down Hi.

High VoltageSensing Circuit

PPD4

DH13

4

RK97

RH24

C604

RH25

CK90

RK98

-5V

+5V

IH01OVP

Hi VoltH. Drive

7Stops H. Drive

DH14

RH26

CH10 RH09H. Drive1

-5V Loss Det.

R5T4

DP-3X PROT_CPT and PROT_SW SHUT DOWN DIAGRAM

RE352.2 Ohm

1

PDC1REDCRTPWB

+220V

RE29

QE08

CE10

RE34

RE317

ERG1

3

PSC

GREENCRTPWB

6

PPS4

SIGNALPWB

6

PPS4

POWER PWB

3

PSC

SIGNALPWB

VMPROT

VMPROT

VMPROT

CPTPROT

PROTCPT

REF115 Ohm

2

W8A1BLUECRTPWB

VM 220V

REE9

QEA8

REF6

REF5

VM Circuit

8

EGB1

2

PSC

GREENCRTPWB

PPS4

SIGNALPWB

PPS4

POWER PWB

2

PSC

SIGNALPWB

GAINCONT

PROTSW

RED CRT PWB

BLUE CRT PWB

REF2

CEC1

VM Circuit

RGB Drives

GAINCONT

GAINCONT

GAINCONT

5 5

C592

D404

Q554

RL50

R420SW +3.3VI403

SW +3.3V Reg

3SW +5.5V 1

SW +5VI402

SW +5V Reg

32

SW +2.2VI404 4

SW +2.2V Reg

5

SW +9V

D403SW +9.3V

D401

D402

SIGNAL PWB 2 of 3

ActiveLo

ActiveHi

PAGE 01-12

PROT_SW SHUT DOWN DIAGRAM

PROT_CPT SHUT DOWN DIAGRAM

D421~D424

DP-3X SW +115V POWER SUPPLY REGULATION EXPLANATION

PAGE 01-13

Hi-Voltage Power Supply Circuit Diagram explanation: (See Power Supply SW+115V Regulation Circuit Diagram for details) THIS POWER SUPPLY RUNS ONLY WHEN THE SET IS TURNED ON: TURNING ON THE SW +115V POWER SUPPLY: When the Set is turned on, the Microprocessor I001 Outputs a Power On/Off 1 high command via pin 59. This Power On command is routed through Q027 and Q028 to the PPS4 connector pin 7. This High will be passed to the base of Q902 provided the Shut Down sensor Q904 isn’t activated. When the base of Q902 goes high, it’s collector will go low. This will supply a ground path for the power on Relay S901 turning it on. When the relay is energized, AC is supplied to the Bridge rectifier D901. D901 develops raw 150V which is routed through F903 to Pins 1 and 2 of T901. This voltage is routed through the primary coil inside T901 and out pins 5 and 6 to pin 3 of I901 which is the Drain of the internal Switch MOS FET. The Ground return path for the primary voltage is out pin 2 of I901 which is the Source of the internal Switch MOS FET and then through four 0.22 ohm resistors R908, R909, R910 and R911. See SW+115V Regulation Circuit Diagram for details. SW +115 REGULATION SW +115V pulse is generated from pin 11 of T901. This pulse is rectified by D925, filtered by C943 and then routed through the Excessive Current sensing circuit R944 and Q905. The primary route for the SW +115V is through E907, L923 to pin 9 and 10 of PPD5 and output as SW +115V to the Deflection circuit and High Voltage generation circuit. However, the regulation route is through E906 to pin 1 of I904. Internally, the regulator transistor works as a variable resistor whose resistance is dependant upon the SW +115V voltage fluctuations. The internal variable resistor manipulates the current flow from pin 2 to pin 3 ground. This will cause the voltage at pin 2 of I903 to be manipulated. Internally, the LED is illuminated by degrees dependant upon the SW +115V voltage fluctuations. The internal receiver receives this light and acts as a variable resistor from pin 4 to pin 3 which is the regulation control signal. This action causes pin 1 of I901 to manipulate the internal oscillator within I901. This in turn causes the fre-quency of the drive pulse delivered to the Gate of the internal SMOSFET (Switch Metal Oxide Semiconductor Field Effect Transistor) to manipulate the frequency of the pulse generated on the primary of T901. The current drain of the internal SMOSFET is monitored by four low ohm resistors mentioned above. If this current exceeds a specific value, the voltage developed by these low ohm resistors is routed through R912 back into pin 1 which is the Over Current Protection circuit as well as the Regulation Control pin. This pin will inhibit the drive signal to the gate of the SMOSFET. As soon as the excessive current situation is eliminated, the IC will recover and continue functioning. B+ GENERATION FOR THE POWER SUPPLY DRIVER IC: Vcc for the Driver IC is first generated by the AC input. This voltage is called Start Up Voltage. I901 requires 23.3V DC to operate normal. However, it will begin operation at 12V DC on pin 4 of I901. When AC is applied to the main full wave bridge rectifier D901 where it is converted to Raw 150V DC voltage to be supplied to the power supply switching transformer T901 pin 1 and 2. However, one leg of the AC is routed to a half wave filter consisting of R906 and R907 (both a 3.9K ohm resis-tor), filtered by C911, clamped by a 36V Zener D911 and made available to pin 4 of I901 as start up voltage. When this voltage reaches 12Vdc, the internal Regulator of I901 is turned On and begins operation. When the power supply begins to operate by turning on and off the internal Switch MOS FET, the Raw 150V DC routed through T901, in on pin 1 (Drain) and out on pin 2 which is the Source. The Source of the internal Switch MOS FET is routed out of pin (2) through four low ohm resistors to hot ground. When the internal Switch MOS FET turns on, it causes the transformer to saturate building up the magnet field. When the internal Switch MOS FET turns off, the magnet field collapses and the EMF is coupled over to the secondary windings, as well as the drive windings. The drive windings at pin (8) produce a run voltage pulse which is rectified by D907, filtered by C911 then clamped by D911 and now becomes run voltage (23.3V) for I901 pin 4. The RED LED D912 can be used to determine if the B+ to pin 4 of I901 is present.

12.1V

DP-3X CHASSIS POWER SUPPLY SW +115V REGULATIONHigh Voltage Power Supply

PAGE 01-14

D912

R913

Run

I901Driver/

Output IC

I903

AC

RegulatorPhotocoupler

1

2

Start Up

Osc B+

23.3V

4

7.5P/P

R907R906

D911C911 R918

R916

D907

1

RED L.E.D.

From Relay S901

Hot Ground frompin 9 of T901

5

D908

D910

SW + 115V

R942R914

D926

E9060.5K

I904

3

1 2

PPD5L923

9

10

0.86ASW +115V

SW +115V

11T901

0.39 OhmR944

R952

R953

12

C942

C943

Q905

C949R946 R942

D928

D932

D9253K

E907

DeflectionB+ 115V

C944

R943

X-RayProtect

D931D929

D930

8T901

9

C914

R940

FB

OCP

3 2

R912

150VFrom Bridge D902

F9035A

12

5

6

T901R908R909R910R9110.22Ohm

D S

Cold Ground frompin 12 of T901

C905

AC for D902Supplied from

Relay S901

4

3Q901

R919

B+ 115V 11.2V

11.2V

23.3V

13.6V

11.6V

167V

R941

D927 C946

1 of 3

2 of 3

3 of 3


MICROPROCESSOR INFORMATION

SECTION 2


BLANK PAGE

DP-3X MICROPROCESSOR DATA COMMUNICATIONS CIRCUIT EXPLANATION

PAGE 02-01

Microprocessor Data Communications circuit diagram. (See DP-3X Microprocessor Data Communications Circuit Diagram for Details) The Microprocessor must keep in communication with the Chassis to maintain control over the individual cir-cuits. Some of the circuits must return information as well so the Microprocessor will know how to respond to different request. The Microprocessor uses two types of communication for control, I2C Bus and the Serial Data, Clock and Load lines . The I2C communication scheme only requires 2 lines for control. These lines are called SDA and SCL. Serial Data and Serial Clock respectively. Also, due to the fact that this Microprocessor operates at 3.3Vdc, it requires a Level Shift IC to bring the DC level of the control lines up to make it compatible with the connected components. The Level Shift IC also brings the DC levels down as outside circuits communicate with the microprocessor. The Microprocessor communicates with the following ICs: ON THE SIGNAL PWB:

• UD2003 Digital Module (ATSC Tuner DP-36 and DP-38 Chassis Only) • U301 Main Tuner • U302 PinP Tuner • I003 EEPROM • U401 Flex Converter • I010 Level Shift • I501 Rainforest • IA01 Audio Control

ON THE TERMINAL PWB:

• IY01 3D Y/C • IV01 A/V Selector • IV11 Digital to Analog Converter DAC • IV03 Y Pr/Pb Selector • IY04 Main Video Chroma Y Pr/Pb Selector • IY03 Sub Video Chroma Y Pr/Pb Selector

The following explanation will deal with the communication paths used between the Microprocessor and the re-spected ICs. ON THE SIGNAL PWB: UD2003 Digital Tuner (ATSC Tuner) DP-36 and DP-38 Chassis Only The Microprocessor controls the Digital Tuner via communication lines. They are listed below;

• DM RTS (Digital Module Receive Transmission) from pin 9 of PMS1 connector to pin 27 of the I001. • DM CTS (Digital Module Serial Clock) bi-directional pin 20 of I001 pin 7 of the PMS1 connector. • DM TXD (Digital Module Transmission Data) bi-directional pin 35 of I001 pin 6 of the PMS1 connec-

tor. • DM RXD (Digital Module Receive Data) bi-directional pin 36 of I001 to pin 5 of the PMS1 connector. • Power 2 (Turns on Digital Module separate from the main Power On line) from pin 58 of I001 to pin

11 of the PMS1 connector. The Table below shows the relationship between Power_1 and Power_2.


MODE Power _1 Power _2 Stand By Lo Lo

Timer Lo Hi

TV On Hi Hi

When the Timer is set for an unattended Recording, the Set turns on the Tuner and allows the "Video Out (Monitor out) to become active so that a re-cording can be made without turning on the entire set.


PAGE 02-02

U301 Main Tuner (with MTS outputs). The Microprocessor controls the Main Tuner by SDA2 (Data) and SCL2 (Clock) I2C communication lines. SCL2 and SDA2 lines for the Main Tuner are output from the Microprocessor at pins (31 SDA2 and 28 SCL2) respectively. These lines go directly to the Main Tuner, SDA2 at pin (5) and SCL2 at pin (4). These lines control band switching, programmable divider set-up information, pulse swallow tuning selection, etc... U302 PinP Tuner (monaural only). The Microprocessor controls the Sub Tuner by SDA2 (Data) and SCL2 (Clock) I2C communication lines. SCL2 and SDA2 lines for the Main Tuner are output from the Microprocessor at pins (31 SDA2 and 28 SCL2) respectively. These lines go directly to the Main Tuner, SDA2 at pin (5) and SCL2 at pin (4). These lines control band switching, programmable divider set-up information, pulse swallow tuning selection, etc... I003 EEPROM The EEPROM is ROM for many different functions of the Microprocessor. Channel Scan or Memory List, Cus-tomer set ups for Video, Audio, Surround etc… are memorized as well. Also, some of the Microprocessors inter-nal sub routines have variables that are stored in the EEPROM, such as the window for Closed Caption detection. Data and Clock lines are SDA1 from pin (30) of the Microprocessor to pin (5) of the EEPROM and SCL1 from pin (29) of the Microprocessor to pin (6) of the EEPROM. Data travels in both directions on the Data line. Note: In this chassis, if the EEPROM is removed or defective, the Microprocessor will LOCK the picture. No functions other that the front Power Button will work. LOCK will appear on the screen, but the customer’s menu can not be accessed. U401 Flex Converter FC04 The projection television is capable of displaying NTSC as well as ATSC (SDTV) and HD (High Definition). The Flex Converter is responsible for receiving any video input and converting it to 33.75 Khz output (2.14H). This output is controlled by sync and by the customer’s menu and how it is set up. The set up can be 4X3 with grey side panels, Smooth Wide, Fill or Full and even 4X3 with Black Side panels. 16X9 for SDTV. This set will automatically bypasses the Flex Converter completely and inputs the 1080i signal directly to the Rainforest IC I501. This happens when a true 1080i signal or Antenna C is selected. The Flex Converter can take any NTSC, S-In, Component, NTSC or any of the 18 formats of ATSC except 1080i which doesn’t route through the Flex con-verter. Control for the Flex Converter is Clock, Data and Enable lines. The Clock, Data and Enable lines must be routed through the Level Shift IC I007 to be brought up to 5V. • The Clock line for the Flex Converter is output from the Microprocessor at pin (53 Clock). Clock is input to

I007 at pins (2 Clock) and is output at pins (18) then through the PFC1 connector pin 10 • The Data line for the Flex Converter is output from the Microprocessor at pin (52 Data). Data is input to

I007 at pins (4 Data) and is output at pins (16) then through the PFC1 connector pin 11 • The Enable line for the Flex Converter is output from the Microprocessor at pin (54 FCENABLE). Enable is

input to I007 at pins (6 Enable) and is output at pins (14) then through the PFC1 connector pin 12. Data from the Flex Converter is also sent back to the Microprocessor. Data from the Flex is sent out of the PFC1 connector pin 11 to pin 5 of I007, level shifted down to 3.3V and output at pin 15 into pin 51 of the Microproces-sor I001. I007 Level Shift The Microprocessor operates at 3.3Vdc. Most of the Circuits controlled by the Microprocessor operate at 5Vdc. The Level Shift IC steps up the DC voltage to accommodate. • Pin 18 outputs a Clock signal, used by the Flex Converter • Pin 14 outputs an Enable signal, used by the Flex Converter • Pin 16 outputs a Data signal, used by the Flex Converter. • Pin 15 outputs 3.3V Data, sent from the Flex Converter



PAGE 02-03

I501 Rainforest (Video/Chroma Processor) The Video Processing IC (Rainforest) is responsible for controlling video/chroma processing before the signal is made available to the CRTs. Some of the emphasis circuits are controlled by the customer’s menu. As well as some of them being controlled by AI, (Artificial Intelligence). Communication from the Microprocessor I001 via pins (31 SDA2 and 28 SCL2) to the Rainforest IC pins (28 and 30) respectively. IA01 BBE Audio Control (Surround) This chassis utilizes BBE Surround. Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to the Audio Control IC pins (13 and 14) respectively. ON THE TERMINAL PWB: (Through the connector PST2) IY01 3D Y/C (IC mounted directly on the Terminal PWB). The 3D Y/C IC is a Luminance/Chrominance separator, as well as a 3D adder. Separation takes place digitally. Using advanced separation technology, this circuit separates using multiple lines and doesn’t produce dot pattern interference or dot crawl. The 3D effect is a process of adding additional emphasis signals to the Luminance and Chrominance. These signals relate specifically to transitions. Transitions are the point where the signal goes from dark to light or vice versa. The 3D adds a little more black before the transition goes to white and a little more white just before it gets to white. It also adds a little more white just before it goes dark and a little more dark just before it arrives. This gives the impression that the signal pops out of the screen or a 3D effect. The Microprocessor communicates with the 3D Y/C IC via I2C bus data and clock. The communications ports from the Microprocessor are pins (40 SDA3 and 39 SCL3) to connector PST2 pins (17 and 16) to the 3D Y/C IY01 pins (47 and 46) respectively. The Microprocessor also is able to turn on and off circuits within the 3D Y/C circuit determined by customer menu set-up. IV01 A/V Selector The A/V Selector IC is responsible for selecting the input source for the Main Picture as well as the source for the PinP or Sub picture. Communication from the Microprocessor via pins (30 SDA1 and 29 SCL1) to the PST2 connector pins (13 and 12) respectively then to IV01 pins (34 and 33) respectively. IV11 DAC (Digital to Analog Converter) This IC works controlling different switches via the DAC0, DAC1 and DAC2 control lines.

• DAC0 pin 7 controls the V. Sync selector IV07 for DVI 1/2 input via pin 9 and H Sync selector IV06 DVI 1/2 via pin 9.

• DAC1 pin 6 controls the Y selector IV07 for DVI 1/2 input via pin 10 and Y selector IV06 for the Media Card via pin 10.

• DAC2 pin 5 controls the V. Sync selector IV07 for DVI 1/2/Media Card input via pin 11 and V. Sync selector IV06 for the DVI 1/2/Media Card via pin 11.

Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to connector PST2 pins (15 and 14) to IV11 pins (14 and 15) respectively. IV03 Main/PinP Y Pr/Pb Selector Any input that is in the Y Pr/Pb or Y Cr/Cb state, will have be selected by this IC. Both for the Main Picture and the PinP (Sub) picture. The Main/PinP Y Pr/Pb Selector IC selects the appropriate input between Components 1 or 2, DVI 1 or 2, ATSC Tuner and/or DVD Player, if provided. Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to connector PST2 pins (15 and 14) to IV03 pins (26 and 27) respectively.



PAGE 02-04

IY04 Main Video Chroma Y Pr/Pb Switch IC This IC is responsible for selecting the Main picture source. It will be either Composite NTSC Y and C or com-ponent Y Pr/Pb or Y Cr/Cb dependant upon the customer’s selection. • This IC processes the NTSC Luminance (Y) and Chroma (C) from the 3D Y/C circuit for the main picture if

this is the selection. It receives the Y (pin 4) and C (pin 19) and prepares it for the Flex Converter by output-ting it as Y (pin 24) Cr (pin 22) / Cb (pin 23) NTSC Only 480i component to the Flex Converter .

• This IC selects the Y (pin 30) Pr or Cr (pin 28) / Pb or Cb (pin 29) if this is the selection by the customer and outputs it as Y (pin 24) Pr or Cr (pin 22) / Pb or Cb (pin 23) to the Flex Converter. If the output is 1080i, it’s routed directly to the Rainforest IC I501.

Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to connector PST2 pins (15 and 14) then to IY04 pins (13 and 14) respectively. Note: Y Pr/Pb indicates either 31.5Khz or 33.75Khz and Y Cr/Cb indicates 15.734KHz IY03 Sub Video Chroma Y Pr/Pb Switch IC This IC is responsible for selecting the PinP (Sub) picture source. It will be either Composite NTSC Y and C or component Y Pr/Pb or Y Cr/Cb dependant upon the customer’s selection. • This IC processes the NTSC Luminance (Y) and Chroma (C) from the 3D Y/C circuit for the main picture if

this is the selection. It receives the Y (pin 4) and C (pin 19) and prepares it for the Flex Converter by output-ting it as Y (pin 24) Cr (pin 22) / Cb (pin 23) NTSC Only 480i component to the Flex Converter .

• This IC selects the Y (pin 30) Pr or Cr (pin 28) / Pb or Cb (pin 29) if this is the selection by the customer and outputs it as Y (pin 24) Pr or Cr (pin 22) / Pb or Cb (pin 23) to the Flex Converter. If the output is 1080i, it’s routed directly to the Rainforest IC I501.

Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to connector PST2 pins (15 and 14) then to IY03 pins (13 and 14) respectively. Note: Y Pr/Pb indicates either 31.5Khz or 33.75Khz and Y Cr/Cb indicates 15.734KHz

SCL3SDA3

PMS1

DP-3X Chassis Microprocessor Data Communications

IOO1Micro

2831

SCL2SDA2

SIGNAL PWB

FCEnable I010Level Shift

1854

PST2

2930

SCL1SDA1 IOO3

EEPROM

56

SDA1

SCL1

Terminal PWB

3413

FCData 51

SDA2I501Rainforest

Sweep Cont. 30

28SCL2

IA01Audio Control 13

14

IY013D-Y/C

12

15

14

SDA1

SCL1

FC Clock

FCData FC04FLEX

&PinP

PFC1

FC Enable1211

10

U401

16146

15Data / Key Out 2 52 4

5

2Clock / Key Out 1 53

SDA1

SCL1

IV03Y Pr/Pb

SELECTOR

26 27

IY04 MainVideo/Chroma

Y Pr/Pb SW

13 14SDA2

SCL2

U301TunerMain

5 SDA2

SCL24

4 SCL2

SDA25

SDA2

SCL2

Main/PinP

DM TXD 35 6DM RXD 36 5

9DM RTS 27

DM TXD

DM RXD

DM RTS

DM CTS 20 7 DM CTS

PAGE 02-05

3940

11 POWER 258POWER 2

SDA1

SCL1

4647

1617 SDA3

SCL3

33

IV01A/V SelectSCL1

SDA1

IY03 SubVideo/Chroma

Y Pr/Pb SW

13 14

IV11DAC

14 15

UD2003Digital ModuleATSC Tuner

U302TunerPinP


Timer Lo Hi

TV On Hi Hi

When the Timer is set for an unattendedRecording, the Set turns on the Tuner and

allows the "Video Out (Monitor out) tobecome active so that a recording can be

made without turning on the entire set.

DP-3X AUDIO VIDEO MUTE CIRCUIT EXPLANATION

PAGE 02-06

(See DP-3X Series Chassis Audio Video Mute Circuit Diagram for details) There are times in which the main picture and audio must be muted. This can be because of changing channels where the noise between stations is unacceptable, same thing for Auto Programming channels. When the deflec-tion circuit malfunctions, etc… All this is done primarily to prevent damage to the CRTs or to external amplifiers or speakers connected to the projection television. MICROPROCESSOR OUTPUT: The Microprocessor I001 outputs V. Mute from pin 49 when changing channels, Auto Programming, etc… This high is routed to the Video and Audio Mute circuit. VIDEO MUTE PATH. The High from pin 49 is routed to D507 to the base of Q529. The following actions will be labeled MUTE ACTI-VATION here forward, please use the below explanation when Mute Activation is mentioned. • MUTE ACTIVATION:

1. When Q529 turn on, the collector pulls the base of Q528 low and turns it on. It’s collector is connected to the HVcc 9.3V line through R5A5 and D510. When Q528 turns on, it’s collector goes high. This is routed to the following circuits. Through R564, D503, and R561 and into the Rainforest IC I501 pin 39. This pin is also the same pin that FC H Blk and FC V Blk is input. Generally this input is a positive go-ing pulse that blanks the video during the peak pulses which represent retrace. However, when the DC component is forced high by the action of Q528 turning on, this pin goes high and mutes the output of RGB.

2. Another route for the high from Q528 is through D406. This high continues to the PST1 connector on the Terminal PWB. This turns on QV08 and QV09 which grounds out the Audio Outputs from the Monitor Out on the Terminal PWB.

3. Another route for the high from Q528 is through R5A1 to the base of Q527. This transistor turns On and outputs the high from it’s emitter to mute the Audio described later.

SPOT: Another circuit attached to the Mute Activation circuit (Q529 base) is SPOT. This signal is generated from the deflection PWB when either Horizontal or Vertical deflection is lost. This is to prevent a horizontal or vertical line from being burnt into the CRTs. See Horizontal and Vertical Sweep Loss Detection circuit and explanation and circuit diagram for details. This high is input from PPD3 pin (4), through PPS3 pin (4), D511 to the base of Q529. See the Mute Activation circuit explained previously. H Blk Loss Det: Another circuit attached to the Mute Activation circuit (Q529 base) is H Blk Loss Det. If the Horizontal Blanking signal is loss to the Signal PWB, Q525 will detect the loss. Normally, Q526 is sup-plied with H. Blanking on it’s base. By the activity of the pulse charging C546 and C545, the base of Q525 and it’s emitter are held high keeping it turned off. If H. Blk is lost, then C546 will discharge through R599. C545 is blocked by D509 and it holds the emitter of Q525 high. This action turns on Q525 and supplies a high through D508 to the base of Q529. See the Mute Activation circuit explained previously. AUDIO MUTE PATH: Labeled as V MUTE 2: (Emitter of Q527 Mute Activation Circuit) See the Mute Activation circuit explained previously as to how Q527 is turned on. When Mute Activation is turned on, the following circuits are activated. CRT MUTE PATH: Shown going to the CRT PWB. Labeled as V MUTE 1: The high from Q527 is routed to PSC pin 11. This high goes to Q856 base. This turns on and supplies a ground to the following diodes, D853 on the Green CRT PWB, D803 on the Red CRT PWB D8A3 on the Blue CRT PWB. When the diodes are supplied with a low on their cathodes, they remove the base voltage fro the RGB drivers, Q853, Q803 and Q8A3 on the Green, Red and Blue CRT PWBs. This shuts off each CRT Drive.

See next page for continuation of Audio Mute Circuit explanation.

DP-3X AUDIO VIDEO MUTE CIRCUIT EXPLANATION

PAGE 02-07

FRONT AUDIO OUT HARD MUTE PATH: • The high from Q527 is routed to DA06 the through the PPS4 connector pin 4. The high continues to the

base of QAA2. When this transistor turns on, it supplies a Lo to pin 11 of IAA1 and hard mutes the Au-dio Out. (Note: This is not the same thing as the Mute selected from the customer’s remote. This is con-trolled by the Front Audio Control IC IA01 internally and functions in three states, No Mute = 100%, 1/2 Mute = 50% and Full Mute = 0%.

OUT TO HI-FI MUTE PATH: The high from the Mute Activation circuit is also routed to the anode of DA54 and then to the cathodes of DA51 and DA52 to the base of QA51, and QA54. When these transistor turns on, they grounds the Right and Left audio for the Out to Hi-Fi audio output jacks. FRONT AUDIO OUT MUTE: Labeled as V MUTE 1 (Microprocessor Pin 49)

V MUTE 1: The high from the Microprocessor pin 49 to I010 (in pin 3 at 3.3V and out pin 17 at 5V). This High is sent to the following 4 circuits: 1. To the Front Audio Out Hard Mute circuit routed through DA06. (Described above) 2. The high is also routed through DA03 to the base of QA01, and QA02. When these transistor turns on,

they ground the audio going into the Audio Output IC IAA1 at the PPS4 connector. Right audio in pin 2 of the PPS4 connector to pin 4 of IAA1. Left audio in pin 3 of the PPS4 connector to pin 2 of IAA1.

3. CRT Mute: See CRT Mute Path explanation above. 4. Out to Hi-Fi Mute Path: The high from the Level shifter I007 pin 13 is routed to the anode of DA53

and then to the cathodes of DA51 and DA52 to the base of QA51, and QA54. When these transistor turns on, they ground the audio going into the audio for Out to Hi-Fi audio output jacks.

A MUTE PATH: (Microprocessor Pin 71)

A MUTE: Also, the high from the Microprocessor pin 71 to I007 (in pin 7 at 3.3V and out pin 13 at 5V). This High is sent to the following 3 circuits: 1. Front Audio signal mute: The high from the Level shifter I007 pin 13 is routed to the anode of DA04

and to the base of QA01, and QA02. When these transistor turns on, they ground the audio going into the Audio Output IC IAA1 at the PPS4 connector. Right audio in pin 2 of the PPS4 connector to pin 4 of IAA1. Left audio in pin 3 of the PPS4 connector to pin 2 of IAA1.

2. Main Tuner U301 Mute: The high from the Level shifter I007 pin 13 is routed to pin 25 of the Main Tuner U301. This high mutes the Audio and Video outputs from the Tuner.

3. Out to Hi-Fi Mute Path: The high from the Level shifter I007 pin 13 is routed to the anode of DA53 and then to the cathodes of DA51 and DA52 to the base of QA51, and QA54. When these transistor turns on, they ground the audio going into the audio for Out to Hi-Fi audio output jacks.

REC MUTE PATH: (Microprocessor Pin 70) Record Mute signal path. This pin is only used in the DP-36 chassis. It is routed through D405 to pin 38 of the PST1 connector on the Terminal PWB. Here it is routed to DV02 and DV03 and then to the bases of QV08 and QV09. When this line goes high, the Audio Left and Right is muted coming from the monitor outputs. The DP-36 utilizes a Digital Tuner (ATSC). The ATSC tuner also outputs NTSC video and Audio which is routed to the Monitor outputs for VCR recordings. When the ATSC tuner (Antenna C) changes channels, the audio is muted briefly to avoid the unnecessary noise during switching. Note too that the DP-36 does not utilize D406 like all the other chassis. FRONT SPEAKER OFF: (IA01 Pin 17)

Front Speaker Off signal. The high from the Audio Control IC IA01 pin 17 goes to 2 circuits: 1. It goes to DA07 to the PPS4 connector pin 4. The high continues to the base of QAA2. When this tran-

sistor turns on, it supplies a Lo to pin 11 of IAA1 and hard mutes the Audio Out. 2. It goes through DA05 to the base of QA01, and QA02. When these transistor turns on, they ground the

audio going into the Audio Output IC IAA1 at the PPS4 connector. Right audio in pin 2 of the PPS4 connector to pin 4 of IAA1. Left audio in pin 3 of the PPS4 connector to pin 2 of IAA1.

RA66 DA52

DA51QA51RA55

RA11DA03DA04DA05 RA10

Right

Left

I001

DP-3X Series Chassis AUDIO and VIDEO MUTE Circuit

Micro Processor

"SPOT"Horizontal Sweep Loss Det.

Vertical Sweep Loss Det.(From Deflection PWB)

IAA1

FRONT L & RAudio Output

Mute

CAA2

4

2

R In R Out

L In L Out

CAA4

11

PAGE 02-08

7

12

Mute = Lo

49 I0103V MUTELevelShift

17V MUTE 1

Rec Mute CAC5CAC4

QA02

QA0171 7A MUTE 13

A MUTE

DA07

DA06RAA4

QAA2

RAA8

RAA7

Terminal PWB

R555

C545

C546

R597R5AD

Q525

D509

D507

8 H Blk

39 I501Rainforest

PPS3

Q526R598

R599

V MUTE

R5A3

R5A7Q528

4 Spot

Q529

R5A4

HVcc 9.3V

R546

D511

C547

D510R5A5

R5A1

Q527

V MUTE 2

CRT PWB

PSC

565R561

D516 R5K6

Q523FC H Blk

Q522FC V Blk

PST1

V MUTE 1 11

8PPD3

4

DeflectionPWB

HVcc 9.3V

NOTE: V MUTE 1 becomesV MUTE 2 on Signal PWB 2 & 3Then V MUTE 1 again on CRT PWB

D503R564

RightCA52

CA55

Left

QA54

CA51

CA54JA01

RL

DA53Out ToHi-Fi See Sweep Loss Detection

Circuit Diagram for details

Turns on Q856which removes

base drive for R,G and B drivers.

Simply grounds out Audiocoming from the Monitor

Outputs.

25A MUTEMAIN TUNERU301

4

PPS4

23

RAA2

RAA1IA01

Ft. Audio Control

17SPK OFF238

CA19

CA06

D508

Power PWB

FBP In

70

D405

D406

38Rec Mute To QV08, 09

DA54

DP-36 Only

All ChassisBut the DP-36

DP-3X MICROPROCESSOR NTSC SYNC INPUT CIRCUIT EXPLANATION

PAGE 02-09

NTSC SYNC CIRCUIT DIAGRAM. (See NTSC Sync Circuit Diagram for Details) The Microprocessor I001 must have Sync inputs from the Chassis to Lock it’s generation of OSD, Closed Cap-tion, Customer’s Menu, Service Menu, etc….. The Chassis feeds back this information in the form of Blanking pulses and Sync from the Video. The following describes the types of feedback sync signals. The following describes the pins on the Microprocessor. (62) H BLK (Horizontal Blanking):

• H Blk is input to the Microprocessor at Pin 62. H Blk is generated from the Deflection Transformer pulse off pin 7 of T701, wave shaped by Q706. Then routed out the PPD3 connector pin 8 to the Power Supply. Then out the PPS3 connector pin 8 to the Signal PWB. From here it is sent to the base of Q025 where it gets level shifted and inverted and into pin 62 of the Microprocessor.

(64) V BLK (Vertical Blanking):

• V Blk is input to the Microprocessor at Pin 64. V Blk is generated from the Vertical Output IC I601 pin 11. Then routed out the PPD3 connector pin 12 to the Power Supply. Then out the PPS3 connector pin 12 to the Signal PWB. From here it is sent to the base of Q026 where it gets level shifted and inverted and into pin 64 of the Microprocessor.

(93) MAIN AFC (Automatic Frequency Control):

• Main AFC is input to the Microprocessor at Pin 93. Main AFC is generated from the Main Tuner U301 pin 16. Then routed to Q041 and Q042. Then into pin 93 of the Microprocessor.

The Microprocessor uses this input signal to align or adjust the precise Oscillator and Programmable divider settings within the Main Tuner for proper Reception.

(92) SUB AFC (Automatic Frequency Control for PinP Tuner):

• Sub AFC is input to the Microprocessor at Pin 92. Sub AFC is generated from the Sub Tuner U302 pin 16. Then routed to Q035 and Q036. Then into pin 92 of the Microprocessor.

The Microprocessor uses this input signal to align or adjust the precise Oscillator and Programmable divider settings within the PinP Tuner for proper Reception.

(100) MAIN CCD IN:

• The Microprocessor receives Main Sync information and strips the Closed Caption Data from line 21. This composite sync signal is supplied to the Microprocessor from I008 pin 14. It uses this same input for stripping V Chip Data.

• When an NTSC component input is supplied to Input 2, this is called 480i. This must also be monitored for Closed Caption data and for V. Chip Data. If Input 2 is selected and it is 480i (NTSC), then the Micro-processor outputs a Main CCD Select signal from pin 73 to I008 pin 11 to select 480i input at pin 13.

• NOTE: Component inputs other than 480i (NTSC) are not able to display Closed Caption Data. (97) Sub CCD IN:

• The Microprocessor receives Sub Sync information and strips the V Chip Data. This composite sync sig-nal is supplied to the Microprocessor from I008 pin 15.

• When an NTSC component input is supplied to Input 2, this is called 480i. This must also be monitored for V. Chip Data. If Input 2 is selected as PinP source and it is 480i (NTSC), then the Microprocessor out-puts a Sub CCD Select signal from pin 74 to I008 pin 10 to select 480i input at pin 1.

(23) M/S Sync Det (Main / Sub Sync Detection):

• The composite sync signal from either Main or PinP (Sub) is supplied to the Microprocessor from I008 pin 4. The Microprocessor uses the Sync signal to activate the AFC loop, and for Auto Programming. When the channels are changed for the PinP Tuner, the Microprocessor outputs a short control signal from pin 25 (SD Sel) to I008 pin 9. I009 then outputs the Sub composite sync signal input on pin 5. Normally this IC outputs the Main composite sync signal input on pin 3.

DP-3X SERIES CHASSIS MICROPROCESSOR NTSC SYNC INPUT CIRCUIT DIAGRAM

PAGE 02-10

S3

S-3 Det.

Main

IV01

Selector IC

Terminal PWB

480i

41Main Y/Video

I008

Y

I001

15

Main CCD InforCCD & V Chip

Sub CCD In forV. Chip Data

M/S SyncDet

SIGNAL PWB 1 of 2

See Com

ponent SyncSeparation C

ircuit Diagram

MicroProcessor

Lo

Hi

Main CCD SelFor 480i

Y ComponentOnly for CCD

& V ChipNTSC Only

CompositeV5 In

Input 2

Input 2

Sub AFC

Main AFC

Main

Sub

62 HBlk

64 VBlk

Input 1480i Only

37 X114

Lo

Hi

Z34

Lo

Hi

93

92

10

11

9

737425

Sub CCD Sel

SD Sel

Q003

Q004

Q010 Q009

Q008

39 2

12

5

Sub1

13480i

Sub CCD In

Main CCD In

480i

Composite 2

Q005

Q006

16SW +9V

Y In (480i)

IX02

Q025

Q014Sub Y/Video

PiP Video and SubVideoare the same.

Q007

17

19

V3

S4

15

10

12

V5

S5

22

24

26

Front Control PWB

V4 8

U301 Main Tuner 63

60

50

45

Aux 5 S-Y V3Y

Aux 5 S-C V3C

Aux 5 Video V3V2

7

9

PFT

18

18

V3

Y3

C3

V2

Y2

C2

V4

Y4

C4

V6

TV

S-3

S-4 Det. S-214

21

2811S-4S-5 Det.

U302 Sub Tuner

UD2002Digital Module

7

5

31

32

3

5

Y1

C1

Aux 3 Video

Aux 3 S-Y

Aux 3 S-C

Aux 4 Video

Aux 4 S-Y

Aux 4 S-C

DM Y

DM C

30

56

44

PST1

Q012QV13

QV18

Q016

Q026

Q041

Q035

Q042

Q036

M/S Sync Det.(Main/Sub)Used for AFCduring Channeltuning and AutoProgramming

QV02QV01

100

97

23


VIDEO INFORMATION

SECTION 3


BLANK PAGE

DP-3X CHASSIS VIDEO SIGNAL PATH NTSC EXPLANATION

PAGE 03-01

(See Video Signal Path-NTSC Diagram for details) It’s important to note that this Chassis horizontal deflection operates at 33.75Khz at all times. Even though this is more than twice as fast as NTSC, the set will still display NTSC video with no problem. This is accomplished by the Flex Converter. The Flex Converter will manipulate any input, be it NTSC, Component 480i, 480P, 720P to the appropriate Horizontal Fre-quency rate of 33.75Khz. This makes this chassis very versatile in it’s application. Note: 1080i is already 540 in the native state. In this case, true 1080i does not need to be routed through the Flex Converter. It’s routed directly into the Rainforest IC. The following will discuss the signal flow as show in the above listed Circuit Diagram. TUNER INPUTS: These sets utilizes two tuners, (DP-36 and DP-38 also have an ATSC Digital Tuner UD2002) one for the Main picture U301 and one for the PinP (Sub) picture U302. U301 is an intergraded tuner with RF front end, IF decoding, Audio Decoding to Lt/Rt. The tuner communicates with the Microprocessor via I2C bus. (See Microprocessor Data Communications Circuit Dia-gram for details). The PinP tuner U302 is also an intergraded tuner, however the Audio output is mono only. Both tuners output their respected composite video via pin 18. • U301 Main Tuner Output pin 18 to PST1 connector pin 50, to the Selector IC IV01 pin 63. • U302 PinP (Sub) Tuner Output pin 18 to PST1 connector pin 45, to the Selector IC IV01 pin 60. (DP-36 and DP-38 ONLY): • UD2002

◊ LUMINANCE: The ATSC (QAM) Tuner (Digital Tuner) Outputs DM Y from pin 7 to the PST1 connector pin 31, to the Selector IC IV01 pin 3.

◊ CHROMINANCE: The ATSC (QAM) Tuner (Digital Tuner) Outputs DM C from pin 5 to the PST1 connector pin 32, to the Selector IC IV01 pin 5.

These inputs are used while viewing an SDTV or HDTV source, so that there will be an output from the Monitor Video Jack. NOTE: The DP-36-38 have a Digital Tuner (ATSC-8VSB and Cable QAM Tuner) is in the Digital Module. This Digital Module is also the input/output access for IEEE1394. (See the ATSC Block Diagram which is coming up after the Component, OSD and NTSC Diagram). Even though this explanation is related to NTSC, the ATSC tuner is involved because of the Video Output called (Monitor Out) jack. When ATSC or QAM is viewed, the monitor out must have video output for recording purposes. This is accomplished by the ATSC (Digital Tuner) having a Y/C output sent to the NTSC circuit for this purpose.

AUXILIARY INPUT: This chassis utilizes 5 separate inputs plus a newly added input called DVI. The following will break down those input routes to the Selector IC IV01. (Some models will also have a built in DVD player for 6th input). (1) INPUT 1: This input is only for Component Inputs Y Pr/Pb (31.5Khz to 33.75Khz ATSC) and will not accept Compos-

ite on the Y input. Input one’s Y line is input directly into IV04 pin 9 (Y Pr/Pb Selector), not for NTSC. (2) INPUT 2: This input will accept Component Inputs Y Pr/ Pb (31.5Khz to 33.75Khz ATSC) or Y Cr/Cb (15,735Hz.

NTSC). It will also accept Composite Video input as long as there is no Pr plug inserted. Input 2 is routed into the Selec-tor IC IV01 pin 30.

(3) INPUT 3: This is NTSC composite input only. It also has an accompanying S-Input. Remember that the S-Input takes priority over composite input, when S-Input is active. Input 3 is routed into the Selector IC IV01 pin 15. The S-Input inputs are pin 17 for Y (Luminance) and pin 19 for C (Chroma). When an S-Jack is inserted into the plug, an internal mechanical switch is activated which produces a low to the Selector IC IV01 pin 21 and the Selector IC notifies the Mi-croprocessor that and S-Jack is installed.

(4) INPUT 4: This is NTSC composite input only. It also has an accompanying S-Input. Remember that the S-Input takes priority over composite input, when S-Input is active. Input 4 is routed into the Selector IC IV01 pin 8. The S-Input in-puts are pin 10 for Y (Luminance) and pin 12 for C (Chroma). When an S-Jack is inserted into the plug, an internal me-chanical switch is activated which produces a low to the Selector IC IV01 pin 14 and the Selector IC notifies the Micro-processor that and S-Jack is installed.

(5) INPUT 5: On the Front Control Panel. This is NTSC composite input only. It also has an accompanying S-Input. Re-member that the S-Input takes priority over composite input, when S-Input is active. Video Input 5 is routed through the PFT connector pin 2, into the Selector IC IV01 pin 22. The S-Input inputs are routed through the PFT connector pin 7 for Y and pin 9 for C, into the Selector IC IV01 pin 24 for Y (Luminance) and pin 26 for C (Chroma). When an S-Jack is inserted into the plug, an internal mechanical switch is activated which produces a low through the PFT connector pin 11, into the Selector IC IV01 pin 28 and the Selector IC notifies the Microprocessor that and S-Jack is installed.

(Continued on page 03-02)

DP-3X CHASSIS VIDEO SIGNAL PATH NTSC EXPLANATION

PAGE 03-02

(Continued from page 03-01) MONITOR OUT FROM IV01: Composite video is output pin 41. S-Out Y pin 39, S-Out C pin 37. COMPOSITE VIDEO PATH: When a composite input is selected, it must be broken down into it respective parts, Y and C. This is accomplished for the Main video by the 3D Y/C and for the PinP (Sub) picture by the 2-Line Comb filter. MAIN: The Main composite output is routed out of the Selector IC IV01 pin 44 to QV14. Then through the video low pass filter comprised of QY01, QY02, and QY04. It arrives at the 3D Y/C chip IY01 pin 93. Here the composite video is separated into Y/C 3D enhanced, and output on the following pins, Y from pin 89 and C from pin 86. NOTE: Sync for the Microprocessor is routed out pin 44 of IV01 to QV13. Y COMPONENT FROM THE 3D Y/C (For Composite In). The Y component is then routed through a low pas filter comprised of QY09, LPF XY01, QY10, and QY12 into the Main Video/Chroma Processor IC IY04. Note too that the Y component is also routed into the PinP (Sub) Video/Chroma Processor IC IY03 pin 2. This is for when the customer presses the Swap button when the PinP Sub window is on. C COMPONENT FROM THE 3D Y/C : (For Composite In). The C component is then routed through a low pas filter comprised of QY13, LPF XY02, QY14, and QY15. Then the chroma must be routed through the TILT circuit. This circuit compensates for the phase relationship of flesh tones between composite and component. This circuit is comprised of QY16 and QY17. Not shown is the switch that enables this phase rotation circuit. The output control is from the selector IC IY04 pin 8 to QY19. From QY17 the Chroma component is routed into pin 16 of the Main Video/Chroma Processor IC IY04. Note too that the Chroma component is also routed into the PinP (Sub) Video/Chroma Processor IC IY03 pin 16. This is for when the customer presses the Swap button when the PinP Sub window is on. S-INPUT 3, 4 and/or 5: When the S-Input is selected, it is already separated into Y and C components. In this case, Y is routed directly into the Main Video Chroma Processor IY04. It is output from the Selector IC IV01 pin 44, through QV14 and into the Main Video Chroma Processor IY04 pin 4. The Chroma component is output from the Selector IC IV01 pin 47, through QV16, QV17, and into the Main Video Chroma Processor IY04 pin 19. The responsibility of IY04 is to now convert the Y/C components of the Main picture into a usable format for the Flex Con-verter. The Flex Converter FC4 utilizes component inputs Y Pr/Pb or Y Cr/Cb. IY04 outputs only NTSC, so it’s outputs are Y Cr/Cb. Y from pin 24, Cr from pin 22, and Cb from pin 23. Y is then routed through QY29 to the connector PST2 pin 40. Cr is then routed through QY30 to the connector PST1 pin 37. Cb is then routed through QY28 to the connector PST1 pin 38. (See the Component Video Signal Path for continuation). PinP (Sub) Video Path: The PinP (Sub) composite video is output from the Selector IC IV01 pin 53, through QV23, QV24, and into the 2-Line Comb Filter IV02 pin 4. It is separated into it’s individual Y/C components. The Y (Luminance) component of the PinP (Sub) picture is then output pin 15, through QV25, low pass filter XV01, through QV26, QV28 and back into the Selector IC IV01 pin 49. The C (Chroma) component of the PinP (Sub) picture is then output pin 13, through QV29, low pass filter XV02, through QV30, QV32 and back into the Selector IC IV01 pin 51. From here, the Selector IC IV01 dependant upon the customer’s selection, will choose between the separated Y/C from com-posite or the separated inputs S-In and outputs the Y from pin 56 through QV19, QV20 into the PinP (Sub) Video/Chroma Processor IY03 pin 4. The C component from pin 58 through QV21, QV22 into the PinP (Sub) Video/Chroma Processor IY03 pin 19. IY03 FUNCTION: The responsibility of IY03 is to now convert the separated Y/C components of the PinP (Sub) picture into a usable format for the Flex Converter. The Flex Converter FC4 utilizes component inputs Y Pr/Pb or Y Cr/Cb. IY03 outputs only NTSC, so it’s output are Y Cr/Cb. Y from pin 24, Cr from pin 22, and Cb from pin 23. Y is then routed through QY22 to the connector PST2 pin 29. Cr is then routed through QY24 to the connector PST2 pin 26. Cb is then routed through QY23 to the connector PST2 pin 27. (See the Component Video Signal Path for continuation). NOTE: The DVI input signal flow is shown in the Component Video Signal Path Circuit Diagram. NOTE: Models using the DVD Player is also shown in the Component Video Signal Path Circuit Diagram.

V1

S3

9

1719

V3

S4

15

1012

MONOUT

413937

V5

S5

222426

Front Control PWB

IV022Line Y/CSeparator

V4 8

U301 Main Tuner 63

60

PST1

50

45

SIGNAL PWB

Component 1 Y

Aux 5 S-Y V3YAux 5 S-C V3C

Aux 5 Video V3V

V Out 1

Y In 1

C In 1

V In

Y Out

C Out

V Out 3

C Out 3

Y Out 3

COut 2

V/YOut 2

C Out 1

Y Out 1SUB OUT

IY03 SubY2 In

C2 In19

4

Sub Cr Out

Sub Cb Out

Sub Y Out

QV23

QV21 QV22

QV19 QV20

IY04 MAINVideo/Chroma

ProcessorY2

C219

4

Main Cr Out

Main Cb Out

Main Y Out

-6db

Chroma TiltCorrection

IY013D Y/C

Separator

V InQY01

88

89

93QY04QY02

VIDEO LPF

Y LPFY AMPQY09XY01QY10QY12

C LPFC AMPQY13XY02QY14QY15

QV14

QV16

MAINOUT

MONOUT

IV01A/V Select 40

38

37

QY28

QY29

QY30

TERMINAL PWB

58

56

51

49

53

47

44

279

PFT

13

15

418

18

QV24

XV01 23QV25QV26QV28

QV29QV30QV32

XV023 2

2 Y1QV17

C Out ACO

Y Out AYO

16 C1

QY16

Sub Video/ChromaProcessor

Y1 In

C1 In16

2

QY17

23

24

22

SEE DVI and DVD SIGNAL PATH DIAGRAM for DVI and DVD FLOW

V3

Y3C3

V2Y2C2

V4Y4C4

V6

TV

DP-3X CHASSIS VIDEO SIGNAL PATH - NTSC

TERMINAL PWB

23

22

24

QY24

QY23

PST226

27

29QY22

See the Video Signal Path-NTSC

,C

omponent, O

SD for continuation.

V2 30 V5

IV04Y Pr/Pb Select

See Component Signal Path forComponent 1 Y Pr/Pb and 480i Y Cr/Cb

S-3 Det.

7Pr S-1

S-3

S-4 Det.S-214

21

2811 S-4S-5 Det.

QV13See Micro.Sync Path

U302 Sub Tuner

UD2002Digital Module

75

3132

35

Y1

C1

PAGE 03-03

QV18See Micro.Sync Path

Aux 3 Video

Aux 2 Video

Aux 3 S-YAux 3 S-C

Aux 4 VideoAux 4 S-YAux 4 S-C

Must be S-In for S-Out

DM Y

DM C

For PinP Only

Monitor Out VideoMonitor Out S-YMonitor Out S-C

No Pr Plug = Composite3D

VMain Y

DP-3X CHASSIS COMPONENT EXPLANATION

PAGE 03-04

See the DP-3X Chassis Component Video Signal Path for details. Also see Video Signal Path (NTSC) Circuit Diagram for details about NTSC It’s important to note that this Chassis horizontal deflection operates at 33.75Khz at all times. Even though this is more than twice as fast as NTSC, the set will still display NTSC video with no problem. This is accomplished by the Flex Converter. The Flex Converter will manipulate any input, be it NTSC, Component 480i, 480P, 720P to the appropriate Horizontal Frequency rate of 33.75Khz. This makes this chassis very versatile in it’s application. 1080i is already 540 so it’s routed directly into the Rainforest IC I501. The following will discuss the Component signal path and the continuation of the NTSC signal path. This chassis utilizes 6 separate inputs which also include 2 DVI inputs plus a New Photo Media card reader. The following will break down those input routes to the Y Pr/Pb Selector IC IV03. DVD Player (not shown) (1) COMPONENT INPUT 1: This input is only for Component Inputs Y Pr/Pb (31.5Khz to 33.75Khz ATSC)

and Y Cr/Cb (15,735Hz 480i NTSC) but will not accept Composite on the Y input. • The Y line is input directly into the Y Pr/Pb Selector IV04 pin 9. • The Pr/Cr line is input directly into the Y Pr/Pb Selector IV04 pin 1. • The Pb/Cb line is input directly into the Y Pr/Pb Selector IX02 pin 14.

(2) COMPONENT INPUT 2: This input will accept Component Inputs Y Pr/ Pb (31.5Khz to 33.75Khz ATSC) or Y Cr/Cb (15,735Hz. 480i NTSC). This will accept Composite Video on the Y input as long as there is no Pr plug inserted. • The Y line is input directly into the Y Pr/Pb Selector IV07 pin 9. • The Cr/Pr line is input directly into the Y Pr/Pb Selector IV07 pin 1. • The Cv/Pb line is input directly into the Y Pr/Pb Selector IV07 pin 14. • Input 2 Composite Video is routed into the Selector IC IV01 pin 30.

(3) DVI 1 INPUT (Digital Video Interface): This input will accept Component Inputs Y Pr/ Pv (31.5Khz to 33.75Khz ATSC) only. (See DVI Signal Path for further details). • The G line is input from the PET connector pin 14 into the Y Pr/Pb Selector IV04 pin 8. • The R line is input from the PET connector pin 12 into the Y Pr/Pb Selector IV04 pin 16. • The B line is input from the PET connector pin 16 into the Y Pr/Pb Selector IV04 pin 11.

(4) DVI 2 INPUT (Digital Video Interface): This input will accept Component Inputs Y Pr/ Pv (31.5Khz to 33.75Khz ATSC) only. (See DVI Signal Path for further details). (Only in the DP37D Chassis). • The G line is input from the PET connector pin 5 into the Y Pr/Pb Selector IV05 pin 8. • The R line is input from the PET connector pin 3 into the Y Pr/Pb Selector IV05 pin 16. • The B line is input from the PET connector pin 7 into the Y Pr/Pb Selector IV05 pin 11.

(5) DIGITAL TUNER (ATSC) UD2002 INPUT: These inputs are provided from the Digital Tuner (ATSC). The ATSC Tuner outputs DM-Y, DM-Pb and DM-Pr. (Only in the DP36 Chassis). • DM-HY (Luminance) from PMS2 pin 11, through PST1 pin 31 to Y Pr/Pb Selector IV0 pin 15. • DM-Pb (Blue Chroma) from PMS2 pin 9, through PST1 pin 25 to Y Pr/Pb Selector IV03 pin 17. • DM-Pr (Red Chroma) from PMS2 pin 7, through PST1 pin 26 to Y Pr/Pb Selector IV03 pin 19.

NOTE: When receiving a SDTV or HDTV signal, the Digital Module also outputs Composite Video/ Chroma for Monitor Output. (See NTSC Signal Path for specifics). (6) PHOTO MEDIA CARD READER: DP-37/C/D. (Access on the front). Note: DP-36 Photo Card reader is

fed directly into the Digital Module. • Y (Luminance) from Card Reader, through PTB in 6 to Y Pr/Pb Selector IV03 pin 53. • Pb (Blue Chroma) from Card Reader, through PTB in 2 to Y Pr/Pb Selector IV03 pin 55. • Pr (Red Chroma) from Card Reader, through PTB in 4 to Y Pr/Pb Selector IV03 pin 57.

Picture File names must be 8 characters only, 4 characters Alpha and 4 characters numeric. MAIN COMPONENT VIDEO PATH from IV03:

The following describes Main Component outputs from the Y Pr/Pb Selector IV03. • Y pin 44, to QV33, to Main Video/Chroma Y Pr/Pb Switch IY04 pin 30 and 6. • Pr pin 40, to QV35, to Main Video/Chroma Y Pr/Pb Switch IY04 pin 28. • Pb pin 42, to QV34, to Main Video/Chroma Y Pr/Pb Switch IY04 pin 29.


DP-3X CHASSIS COMPONENT EXPLANATION

PAGE 03-05

FROM MAIN COMPONENT VIDEO PATH from IY04: The following describes Main Component outputs from the Video Chroma Y Pr/Pb Switch IY04. • Y pin 24, to QY28, to PST2 connector pin 40, at this point the signal splits;

• To Q401 to U401 Flex Converter pin 3. • To Q505 to I501 RGP Processor (Rainforest) pin 63.

• Pr pin 22, to QY30, to PST2 connector pin 37, at this point the signal splits; • To Q403 to U401 Flex Converter pin 5. • To Q507 to I501 RGP Processor (Rainforest) pin 60.

• Pb pin 23, to QY29, to PST2 connector pin 38, at this point the signal splits; • To Q402 to U401 Flex Converter pin 4. • To Q506 to I501 RGP Processor (Rainforest) pin 61.

Note: The reason the signal splits here is because if the signal is 1080i (540) it is sent directly into the Rain-forest IC because it needs no conversion since it’s the same frequency as the deflection circuit.

SUB COMPONENT VIDEO PATH from IV03:

The following describes PinP Component outputs from the Y Pr/Pb Selector IV03. • Y pin 50, to QV36, to Main Video/Chroma Y Pr/Pb Switch IY03 pin 30 and 6. • Pr pin 46, to QV38, to Main Video/Chroma Y Pr/Pb Switch IY03 pin 28. • Pb pin 48, to QV37, to Main Video/Chroma Y Pr/Pb Switch IY03 pin 29.

SUB (PinP COMPONENT VIDEO PATH from IY03:

The following describes PinP Component outputs from the Video Chroma Y Pr/Pb Switch IY03. • Y pin 24, to QY22, to PST2 connector pin 29, to U401 Flex Converter pin 17. • Pr pin 22, to QY24, to PST2 connector pin 26, to U401 Flex Converter pin 19. • Pb pin 23, to QY23, to PST2 connector pin 27, to U401 Flex Converter pin 18.

MAIN SIGNAL FROM FLEX CONVERTER U401:

The Flex Converter outputs only one horizontal frequency and that is 33.75Khz (540P) which relates specifi-cally to 1080i deflection rate. So in other words, all inputs NTSC, 480i, 480P, 720P, 1080P are upconverted to the higher deflection rate. 1080i is routed directly to the Rainforest IC I501 and has no need for Flex Con-verter manipulation. This can be a trouble shooting tool if the Flex Converter is suspected as having problems. Simply input a true 1080i signal and the set automatically bypasses the Flex Converter. The PinP is added inside the Flex Converter if selected. • Y pin 16, to Q510, and into the Rainforest IC pin 68 of I501. • Pr pin 20, to Q508, and into the Rainforest IC pin 66 of I501. • Pb pin 18, to Q509, and into the Rainforest IC pin 67 of I501.

RAINFOREST IC I501 OUTPUTS: This IC processes the input signal source, adjust brightness, contrast, color, tint, etc… and adds OSD information and outputs the Main Picture as R, G and B.

• Green is output pin 13 to Q541, 42, 43 and 44 to the PSC connector pin 7 then to the Green CRT. • Red is output pin 12 to Q537, 38, 39 and 40 to the PSC connector pin 5 then to the Red CRT.

Actually this signal first arrives at the Green CRT then it’s routed to the Red CRT. • Blue is output pin 14 to Q545, 46, 47 and 48 to the PSC connector pin 9 then to the Blue CRT.

Actually this signal first arrives at the Green CRT then it’s routed to the Blue CRT. OSD: (See Digital Convergence Interface Circuit Diagram Explanation for details).

DP-3X Chassis Component Video Signal Path

IY03SUB

Video/ChromaY Pr/Pb Switch

QY22

QY23

QY24

IY04MAIN


Main Y OutQY28

QY29

QY30

U401FC4UNIT

3

4

5

17

18

19

Q401

Q402

Q403

18

16

20

6766 68

I501RGB

Processor

Pr1In Y1InPb1In

Pr 2 In

Y 2 In

Pb 2 In

13

12

14

R Out

B Out

G Out

To CPTPWBs

23

22

24

23

22

24

PST2

38

40

37

PFC1

PFC2

27

29

26

PET

SUB Pr-Out 1

SUB Pb-Out 1

SUB Y-Out 1

DVI 1 Det64

28

30

29

D-Sync 1/Y3/ G In

Cb/Pb B In

Cr/Pr R InQV35

6 D-Sync 2 In

28

6

29

30

D-Sync 2 In

D-Sync 1/Y3/ G In

Cb/Pb B In

Cr/Pr R In MAIN

SUB

Main Cr/Pr Out

Main Cb/Pb Out

Sub CrPr Out

Sub Cb/Pb Out

Sub Y Out

RAINFOREST IC

419

419

TERMINAL PWB SIGNAL PWB

50

48

46

PAGE 03-06

FLEX CONVERTER

11

816

5

7

3

DVI 2 Det10

IV05 SelectorY/Pb/Pr DVI 2

IV03 SelectorY/Pb/Pr

6

53OUT 1

OUT 2

OUT 3

6Control

DVI2 R

DVI2 G

DVI2 B

In1A

In3A

In2A

V1

9

14

1

PET

SeeDVI Input

Signal Diagram

11

816

14

16

12

6

53OUT 1

OUT 2

OUT 3

6Control

In1B

In2B

In3B

DVI1 R

DVI1 G

DVI1 B

In1A

In3A

In2A

Lo = Y Pr/PbHi = DVI 1

Lo = Y Pr/PbHi = DVI 2

63

6159 Y

PB

PR

9

75 Y

PB

PR

INPUT2

31

32

LOut 1

LOut2

20

11

IV04 SelectorY/Pb/Pr DVI 1

DM HY

DM PB

DM PR19

17

15

PST1

23

25

26

FromATSCDigitalTuner

UD2002

Main Pb-Out 2

Main Y-Out 2 44

42

Main Pr-Out 2 40

63

61

60

Q505

Q506

Q507

Pr Out

Pb Out

Y Out

Q508 Q

509 Q510Y

Pb

Pr

Y

Pb

PrR

B

G

55

53

PBT

6

2From

PHOTOMEDIA

57 4

PHOTO G

PHOTO B

PHOTO R

INPUT 1

V2

9

14

1 In1B

In2B

In3B

COMP 1 (Cr/Pr)

COMP 1 (Cb/Pb)

COMP 1 (Y)

COMP 2 (Cr/Pr)

COMP 2 (Cb/Pb)

COMP 2 (Y)

NTSC Y In

S-In Y In

QV34

QV33

QV38

QV37

QV36

NTSC Y In

S-In Y In

7

9

5

PSCQ537~40

Q541~44

Q545~48

1080I Flex Bypass1 0F 2

2 0F 2

SeeDVI Input

Signal Diagram

Y

Pb

Pr

PAT

3

5

FromDVD

PlayerDVD

Power PWB7

DP-33W OnlyDP-37, 37C, 37D OnlyDP-36 Only

DP-37DOnly

Photo Card Reader on DP-36is fed via USB into the Digital Module

Pin 39 = FBP. Combination of the following.BLK: 2.3V H-AFC: This input is received from the Horizontal Blanking (H. Blk)signal generated in the Deflection circuit by Q706. This signal is used as a samplepulse in the Horizontal AFC circuit, which synchronizes the Horizontal Drive signalwith the incoming Video sync signal input at pin 16. In Through Mode, pin 8.H-AFC Fly back pulse: 5.3V ~ 9.0V Max: This input is received from the FlexConverter and is a combination of Horizontal and Vertical blanking signals.H Blk from the Flex Converter PFC2 Pin 7 through Q523V Blk from the Flex Converter PFC2 Pin 6 through Q522Used within the Rainforest for DC restoration, Pedestal level detection and Clampingsignals, such as Burst Gate Pulse.Also, from the Mute circuit of Q528 throug D503 to force RGB mute.

1.2 ~ 1.8VHalf Tone

H-AFC 5.3V

SCP IN Pin 49

4.2 ~ 9VCLAMP

2.2 ~ 2.8VBlack Peak

YM/P-MUTE/BLK Pin 79

2.7 ~ 4VP Mute

Max 9V

BLK 2.3V

0 ~ 0.5V Internal

7 ~ 9VBlanking

DP-3X RAINFOREST IC INFORMATION (I501)

Pin 49 = SCP.Black Peak: 2.2V ~ 2.8V: This input is utilized for establishing the Black Peak stop levelused in Black Peak expansion circuit. Here the Black Peak is expanded towards Black toincrease the contrast ratio.CLAMP: 4.2V ~ 9V: Received from the Flex Converter via connector PFC2 Pin 8. Theclamp pulse is utilized for DC restoration and blanking timing.

Pin 79 = YM/P-MUTE/BLK. Combination of the following.INTERNAL: 0.0V ~ 0.5V Used internal within the Rainforest IC.HALFTONE: 1.2V ~ 1.8V: This input is received from the Microprocessorand is used to establish the Transparency effect of OSD. This also mutes thevideo in exact timing with On Screen Display pulses (OSD). Half Tone fromthe Microprocessor Pin 22 through Q415.P MUTE: 2.7V ~ 4V: Not Used.BLANKING: 7V ~ 9V: Not Used.

PAGE 03-07

YS3 Pin 2

1.5 ~ 9VAnalog RGBSVM Mute

0 ~ 0.5V Internal

FBP IN Pin 39

Pin 2 = YS3. Combination of the following.INTERNAL: 0.0V ~ 0.5V Used internal within the Rainforest IC.ANALOG RGB: 1.5V ~ 9V: This input is received from the DigitalConvergence Unit anytime the DCU is outputting graphics. During thetime this pulse is above 1.5V, the Velocity Modulation drive signal ismuted, so VM is turned off.

YS1 Pin 80 / YS2 Pin 1

1.1 ~ 1.7VSVM Mute

0 ~ 0.9V Internal

Pin 80 & 1 = YS2/3. Combination of the following.INTERNAL: 0.0V ~ 0.5V Used internal within the Rainforest IC.SVM MUTE: 1.1V ~ 7V: Halftone This input is received from theMicroprocessor Pin 22. During the time this pulse is between 1.1~1.7V,the Velocity Modulation drive signal is muted, so VM is turned off.OSD SVM: 2.9V ~ 9V: OSD Blk, received from the Microprocessor Pin21. This mutes the video signal in sequence with the location and timingof the OSD Characters.

2.9 ~ 9VOSD SVMMute 1

DP-3X ABL CIRCUIT EXPLANATION

PAGE 03-08

(See ABL Circuit Diagram for details) The ABL voltage is generated from the Flyback transformer TH01 ABL pin (3). The ABL pull-up resistors are RH27 and RH28. They receive their pull up voltage from the SW +115V which is the B+ line for Deflection cre-ated in the Power Supply. ABL VOLTAGE OPERATION The ABL voltage is determined by the current draw through the Flyback transformer. As the picture brightness becomes brighter or increases, the demand for replacement of the High Voltage being consumed is greater. In this case, the Flyback will work harder and the current through the Flyback increases. This in turn will decrease the ABL voltage. The ABL voltage is inversely proportionate to screen brightness. Also connected to the ABL voltage line is DH16. This zener diode acts as a clamp for the ABL voltage. If the ABL voltage tries to increase above 10V due to a dark scene which decreases the current demand on the flyback, the ABL voltage will rise to the point that DH16 dumps the excess voltage into the 10V line. ACCL TRANSISTOR OPERATION The ABL voltage is routed through the PPD3 connector pin 3 to the Power Supply PWB, then to PPS3 connector pin 3 on the Signal PWB. Then the ABL voltage is routed through the acceleration circuit R528 and D501 to the base of Q511. Under normal conditions, this transistor is nearly saturated. Q511 determines the voltage being supplied to the cathode of D502, which is connected to pin 78 of the Rainforest IC, I501. During an ABL voltage decrease due to an excessive bright circumstance, the base of Q511 will go down, this will drop the emitter volt-age which in turn drops the cathode voltage of D502. This in turn will pull voltage away from pin 78 of the Rain-forest IC, I501. Internally, this reduces the contrast and brightness voltage which is being controlled by the I2C bus data communication from the Microprocessor arriving at pins 29 and 30 of the Rainforest IC and reduces the overall brightness, preventing blooming as well as reducing the Color saturation level to prevent color smear. BLACK PANEL SWITCH QH05 This chassis has the ability to change the Side Panels when watching a NTSC 4X3 image. When a 4X3 images is displayed on a 16X9 set, the sides do not reach the edges. To avoid excessive ageing at the 4X3 display area, the side panels IRE levels are raised. However, sometimes the customer may want to turn the side gray panels off. Through the Video Advanced features Menu the customer can do this. When the Side panels are turned off, the overall average ABL level for the image is reduced. To compensate, QH05 Black Panel Switch is turned on. The Microprocessor I001 tells the Rainforest IC I501 via I2C communication to output a high from the DAC2 line pin 23. This high is routed through the PPS3 connector pin 9, PPD3 connector pin 9 the base of QH05 turning it On. This adds Resistor RH38 to the ABL pull up circuit and the ABL level drops slightly to compensate for the side panel loss of brightness.

ABL SWITCH QH04: This switch adjust the ABL voltage when the Color Temperature is changed to high by the customer, 10,500K. During High Color temperature, the overall average brightness is slightly higher, QH04 switches in RH36 to the ABL pull up resistors. This slightly lowers the overall range of ABL during High Color Temperature.

• When color temperature is high, SW QH04 is OFF • All other color temperatures, SW QH04 is ON.

RH32 manipulates the trigger point of shut down dependant upon the ABL level avoiding false triggering.

Gray Side Panels Black Side Panels

Black Side Panels Turned on by the

customer

ABL

C511SignalPWB

DP-3X Chassis A.B.L. Circuit Diagram

78

3

To Focus

SW+115V

I501Rainforest

ICABL

ToAnodes

To QH01Collector of High Voltage

Output Transistor

Deflection PWB

Clamp

RH27 & RH28ABL Pull-Up

Resistors

As Brightness goes Up, ABL Voltagegoes Down. (Inverse Proportional)

[ Current Path ]

Q511

3

C512

TH01

XRay Protect3

R533

C514

D502

C513R532

R531R530

R529R528

D501

DH16RD30EB4

CH18

RH27 27K

RH31

RH32180K

CH21

DH15

Sw +10V

RH25 18K

ABL

9

10

5

1 Gnd

DH13

CH17

IH01

7DH14

RH09 CH10

RH23

LH06

StopsH. Drive

OVP

HZ22-2L

RH26

PPD3PPS3

PowerSupplyPWB

6.8K

FBT

RH36 180K

RH37

MicroI001

SDA2 SDA229SCL2 SCL230

3128

R572

R571

ABL Switch

75HVcc +9.3V 63 1080iY In

QH04

PPD5

9

10

ABL Switch

PAGE 03-09

ABL

Black PanelRH21

LH01CH14RH28 39K

RH2443K

48ABL Switch

Black Panel23 DAC2

ABL Switch

RH38 47K

RH39Black Panel

QH05

50PB+

C

RH42

RH4199

22

QH03 onlyused in4X3 models.

ABL switches QH04~05 slightly reduce theoverall operational point of ABL due to the lossof overall brightness levels.

Off High Color TemperatureOn all other Temperatures

On Black Side Panels OnOff Gray Side Panels On

DP-3X COMPONENT SYNC CIRCUIT DIAGRAM EXPLANATION

PAGE 03-10

(See Main/Component Sync Separation Signal Path for details) IY04 Main/Chroma Y Pr/Pb Switch: Any Component’s Y signal arrives at pin 6 for the Main Picture. The Y component for NTSC is input at pin 4. IY03 Sub/Chroma Y Pr/Pb Switch: Any Component’s Y signal arrives at pin 6 for the Sub Picture. The Y component for NTSC is input at pin 4. Main Y Output from IY04: The Main signal, either component or composite, is sync separated inside IY04 and output. The following de-scribes it’s associated output path.

(ALL CHASSIS)

H sync pin 17 to QY31 to the PST2 connector pin 35, to pin 8 of the PFC1 on the Flex Con-verter.

(ALL CHASSIS BUT DP-37)

V sync pin 15 to QY32 to the PST2 connector pin 34, to pin 7 of the PFC1 on the Flex Con-verter. (All chassis but DP-37)

(DP-37 CHASSIS ONLY)

This chassis has a Photo Card reader, the V Sync is output from pin 15 but is routed to pin 13 of IV07. The V Sync from the Photo Card Reader (Media Bridge) is input from the PBT con-nector pin 10 and arrives at IV07 pin 13. Which ever signal source is selected, the V Sync (MVD Out) is sent out pin 14 to the base of QY32 to the PST2 connector as described above.

Sub Y Output from IY03: The Sub signal, either component or composite, is sync separated inside IY03 and output. The following de-scribes it’s associated output path.

• H sync pin 17 to QY25 to the PST2 connector pin 31, to pin 15 of the PFC1 on the Flex Converter.

• V sync pin 15 to QY26 to the PST2 connector pin 32, to pin 14 of the PFC1 on the Flex Converter.

SYNC FROM THE FLEX CONVERTER U401 TO THE RAINFOREST IC I501

• H sync pin 35 to pin 12 of the Sync Selector I502, H sync for a true 1080i signal is input to pin 13 of the Sync Selector I502 and output from pin 14 to the Rainforest IC pin 50. Note: 1080i bypasses the Flex converter. If 1080i is detected, the Rainforest IC I501 outputs a high from the DAC 1 pin 34 to pin 11 of I502 sync selector to select Y sync prior to the Flex Converter.

• V sync pin 34 to pin 52, of the Rainforest IC I501. Since Sync is the same for 1080i (60Hz) there is no need to route through a sync selector like the H. Sync.

SUBVideo/ChromaY Pr/Pb Switch

QY26

QY25

MAINVideo/ChromaY Pr/Pb Switch

QY32

QY31

U401FC4 UNIT

14

15

35

3415

17

15

17

PST2

34

35

PFC1 PFC2

32

3128

6

29

30

D-Sync 2 In Y In

Cb/Pb B In

Cr/Pr R In

Main H Out

Main V Out

419

FLEX CONVERTER

Main HOut

Main VOut

D-Sync 1/Y3/ G In

NTSC Y In

S-In Y In

28

6

29

30

D-Sync 2 In Y In

Cb/Pb B In

Cr/Pr R In

419

D-Sync 1/Y3/ G In

NTSC Y In

S-In Y In

Sub H Out

Sub V Out

I502

X

Lo

Hi11

12

16

7

8

Sub H In

Sub V In

Main H In

Main V In

HD Out

VD Out52

I501

DAC 1

50 HD In1413

HVcc 9.3V

VD In

DP-3X MAIN/COMPONENT SYNC CIRCUIT DIAGRAM

34

PAGE 03-11

14

1313Bridge MediaV Sync

Pin 10 PBT

MVD

IV07

IY03

IY04

MVD Out

Note: IV07in DP-37Chassis forPhoto CardReader

ModemBoard

I2CIF

Front-End Board

IF circuitBCM3510VSB/QAM

Demodulator

RAM for256QAM

IF

AGC

DigitalTuner

AGC TS

64MBSDRAM

TC90A55TB

Demux MPGDecoder

DAC

NTSCEncoder

AC-3Decoder

DownMix

Glue Logic 2/2

IEEE1394Link

IEEE1394Physical

IEEE1394 Board RAM

IEEE1394I/F

ModemI/F

TS SCI

L,R Y/C

AnalogAudio

NTSCVideo

AnalogPowerSupply

PTV Signal Board

HDVideo

Y Pr/Pb SCI

DigitalPowerSupply

CPUbus

Y/Pb/Pr16MB

FLASH

SCI

64MBSDRAM

SH4MainCPU

SubCPU

Optical

64MBSDRAM

DAC

DACNTSCEncoder

Graphics

Peripherals

YSD-038Graphics

DAC

GlueLogic 1/2

L,R

Y/C, V

I2C

MemoryCard I/F

Memory CardBoard

MemoryCard I/F

SPDI/F

MemoryCardI/F

ATSCCATVRF IN

Main Board

TS in TS out

HL Decoder

CPUbus

PAGE 03-12

Block Diagram of UD2002ATSC / QAM / IEEE1394 Interface Module

Mode

IJ03SiI907BCQ52

49

PAGE 03-13

DP-3X CHASSIS DVI SIGNAL PATH

PDJ1DVI CONN

1RX2-2RX2+

3GND2/44RX4+

5RX4-6SCL

7SDA8VSYNC

9RX1-10RX1+

1112RX3+

13RX3-145V

15GND16HTPIUG

17RX0-18RX0+

1920RX5+

21RX5-22GNDC

23TXC+24TXC-

GND1/3

GND0/5

48

32

5251

56

RXC+RXC-

RXO-RXO+

RX1-RX1+

RX2-RX2+

IJ04NDC7002N

2

15

IJ01514

5

IJ05NDC7002N

813

SDASCL

IJ023

4 539

413837

1713

Reset

DVccVcc

DACVcc

22

32DACVccB

VccDVcc

Vcc71

AVccAVcc

DJ10DJ12

DJ09

QJ05

1819

4

1

1918

DVIVDVIH

VSyncHSync

121426

23DVIGDVIR

IOGIOR

QJ03QJ02

1631 DVIBIOB QJ01

2040 DVIDETSCDT QJ04

6

8

15

3

5NCNC

13

Reset

SW+5.5

DVIVDVIH

DVIGDVIR

DVIBDVIDET

GNDGNDGNDGNDGND

10 12 16 21 25

28 33 35 43 45 50

4 All of these pinsare ground

LJ17

17LJ15

3

12

DJ083

1 2DJ07

B+

3

12

DJ063

1 2

DJ03

B+3

12

DJ023

1 2

DJ05

B+

3

12

DJ013

1 2

DJ04

B+

DJ16DJ14 657 4 6

PET

24DACVccR27DACVccG

46Vcc

DJ15

8 36

SW+5V2

17

GND

7

9

10

11

NCNCNCNC


BLANK PAGE


AUDIO INFORMATION

SECTION 4


BLANK PAGE

DP-3X AUDIO (Main-Terminal) CIRCUIT DIAGRAM EXPLANATION

PAGE 04-01

(See Audio (Main-Terminal) Signal Path Diagram for details) IV01 AUDIO VIDEO SELECTOR IC: The main Audio path is delivered to the Audio/Video Selector IC IV01 to the following pins; 62 (Left) and 64 (Right): This is the Audio input from the Main Tuner U301. The integrated Tuner has an Internal Audio decoding circuit that outputs Lt (Left Total) from pin 26 and Rt (Right Total) from pin 27. The Left continues through the PST2 connector pin 48 and the Right continues to pin 47. They arrive at IV01 pins 62 and 64 respectively. 2 (DM-Left) and 4 (DM-Right): This is the Audio input from the ATSC Tuner UD2003. The Digital Tuner has an Internal Audio decoding circuit that outputs Lt (Left Total) from pin 13 and Rt (Right Total) from pin 14. The Left continues through the PST2 connector pin 28 and the Right continues to pin 29. They arrive at IV01 pins 2 and 4 respectively. The Digital Module (ATSC Tuner) is only available on the DP-36 chassis. 59 (Left) and 61 (Right): This is the Audio input from Auxiliary 1 input. This audio is associated with component input 1 and with DVI 1 input. 29 (Left) and 31 (Right): This is the Audio input from Auxiliary 2 input. This audio is associated with component input 2 which also accepts composite video on the Y jack without a Cr plug and with DVI 2 input.. 16 (Left) and 18 (Right): This is the Audio input from Auxiliary 3 input, composite or S-In only. 9 (Left) and 11 (Right): This is the Audio input from Auxiliary 4 input, composite or S-In only. 23 (Left) and 25 (Right): This is the Audio input from the front Auxiliary 5 input, composite or S-In only. These inputs are delivered through the PFT connector pins 4 and 5 respectively. SOME MODELS WITH DVD PLAYER: If the set has a built in DVD Player, it will have IV08. This IC is responsible for selecting either the Front Audio from input 5 or the DVD Player. Front Audio input L pin 12 and R Pin 2. DVD Audio L pin 13 and R pin 1. It outputs selected audio L from pin 14 and R from pin 15 to IV01 L pin 23 and R pin 25. MONITOR OUTPUTS: 38 (Left) and 40 (Right): This is the Monitor Audio Outputs. LEFT and RIGHT OUTPUTS: 43 (Left) and 45 (Right): This is the Left Total and Right Total output which represent the Audio associated with the Main picture. The Lt and Rt represent the fact that the Audio has any Dolby ® encoding still embedded. The outputs are then routed through the PST2 connector pins 23 (Left) and 24 (Right) to the Center Select IC IA51 pins 2 and 12 respectively. IA51 is responsible for selecting the audio input from the Center Jack when the customer has set the television to operate in TV as Center Mode. The Center audio is routed to pins 1 and 13. The control switching signal is provided by the Microprocessor I001 pin 18 through the inverter QA58 to pin 10 and 11. A low on these pins with switch to receive inputs from the main L and R and a high on these pins will place the IC into the Center mode. The audio from IA51 leaves pin 15 Left and 14 Right and into the Audio Control IC IA01. IA01 AUDIO CONTROL IC: The NJW1160 is a sound processor includes the both BBE sound enhancement and SRS 3D Stereo. It includes all of the functions processing audio signal for TV, such as tone control, balance, volume, mute, and AGC functions. It also performs sound enhancement and surround. The sound enhancement regenerates high definitive and nearly real sound, and SRS 3D Stereo regenerates 3D surround sound with two speakers. All of the internal status and variables are controlled by I2C BUS interface. The Audio is output from pin 8 (L) and 23 (R) to two different circuits. Primary route is to the Audio Output IC IAA1 pins 2 (L) and 4 (R) and out pin 12 (L) and 7 (R) to the speaker plug PSP L pin 5 and R pin 1. The Secondary route from IA04 is to the Out to Hi-Fi jacks. L QA54 and QA55, R QA53 and QA52. (See the Audio Video Mute circuit in the Microprocessor section for details on the Mute transistors operation and con-trol).

DP-3X Chassis Audio (Main-Terminal) Signal Path

PAGE 04-02

TV asCenter = L

V523

1725Front Control

U301Main Tuner

6462

SIGNAL PWB

SEL OUT

TERMINAL PWB

IV01A/V Select

TV Main R

TV Main L

V159

61

Aux 1 Left

Aux 1 Right

V229

31

Aux 2 Left

Aux 2 Right

V316

18

Aux 3 Left

Aux 3 Right

V49

11

Aux 4 Left

Aux 4 Right

MON38

40

Monitor Out LeftMonitor Out Right

JA01

HiFi Out

2

4

IAA1

-+

-+

7

Front Audio OutTA8258H

3

1

PSP

FR (WO) Out

FR (TW) Out

7

512

FL (TW) Out

SIGNAL PWB

PFT1

SIGNAL PWB

QV03

QV04

4543

474826

27

5

4

IA51Y

Lo

Hi

X1

Hi

Lo

10

112

13

1

12

QA58

CCenter In

SCL2

SDA2

FRONT SPEAKER OFF17

14

13

30

1 R In

IA01NJW1160

Audio Control

L In15

14

L Out8Left

R Out23Right

CAE3

CAE4

QA53

QA52

QA56

QA55 L

28

31

I001

R

QA01See AV MuteCircuit Diagram

See AV MuteCircuit Diagram

QA02

FL (WO) Out

QA54

QA51

Left Out

Right Out

Micro

PST1

UD2003ATSC Tuner 4

2

DM R

DM L292813

14

Tuner Audio

DigitalTuner Audio

LeftInput 4Right

LeftInput 2Right

LeftInput 1Right

LeftInput 3Right

LeftInput 5 or DVDRight

LeftOutput 3Right

Monitor Out

PST2

2324

1817

Q406Q405

PMS2

PTV R

PTV L

18 Center Sel

PPS4

3

2

POWER PWB

BBEout R

Tone R In

27

26

5

26

BBEout L

Tone L In

Right

Left

See AV Mute Circuit Diagram

12

2

13

1

14

15

PAT9

11

DVD L

DVD R

IV08

Y1

YO

X1

XO

See Main / Sub Audio SelectCircuit Diagram

Some Models

DP-33W Only

DP-36, DP-38DP-38D Only Not In DP-33W

Not In DP-33W

SCL2

SDA2

1110

Hi DVD, Lo V5

DP-3X MAIN / SUB AUDIO SELECT CIRCUIT DIAGRAM EXPLANATION

PAGE 04-03

(See Main/Sub Audio Select Circuit Diagram for details) I301 responsibility is to route either the Main Tuner’s Audio or the Sub Tuner’s Audio to the Selector IC, IV01. This is possible while in the Split Screen mode for PinP. By pressing the Swap button in this mode, the audio is switched between Main and PinP Audio. The following describes the Left and Right audio path to IV01 Selector IC, pin 47 Right and pin 48 Left Main Tuner U301 (Left Total, Right Total): From pin 27 Right and pin 26 Left. Through C099 Right, C098 Left. To I301 pin 1 Right, pin 13 Left. Sub Tuner 302 (PinP Tuner): From pin 27 mono audio. To Q050. Through C086. To I301 pin 2 Right, pin 12 Left. I301 Main/Sub Selector IC. The Audio inputs are selected by the control lines at pins 10 and 11. These pins are controlled by the output from the Microprocessor I001 pin 72 through inverter Q033.

• Pins 10 and 11 High = Main Tuner. • Pins 10 and 11 Low = Sub (PinP) Tuner.

I302 outputs the selected audio on the following pins, 15 for Right and 14 for Left. Through the PST2 connector pin 47 Right and 48 Left to the A/V Selector IC IV01 pin 64 Right and pin 62 Left. (See Audio (Main/Terminal) Signal Path Circuit Diagram for details related to the continuation of the Audio sig-nal flow)

U301Main Tuner

TV Main R

TV Main L

PST2

U302Sub Tuner

Mono27

26

Q050

C086

X

Lo

Hi

HVcc 9.3V

16

12

13

Y

Lo

Hi1

215

14

I301

1011

47

48

Q033

C099

C09827

I001MICRO

72TVAUDSEL

TV R

TV L

IV01A/V Select

64

62

DP-3X MAIN / SUB AUDIO SELECT CIRCUIT DIAGRAM

PAGE 04-04

Pins 10 and 11 High = Main Tuner.Pins 10 and 11 Low = Sub (PinP) Tuner.


DEFLECTION INFORMATION

SECTION 5


BLANK PAGE

DP-3X HORIZONTAL DRIVE CIRCUIT EXPLANATION

PAGE 05-01

HORIZONTAL DRIVE CIRCUIT DIAGRAM DESCRIPTION: (Use the Horizontal Drive Circuit Diagram for details) CIRCUIT DESCRIPTION When B+ arrives at the Rainforest IC I501 pin (45), horizontal drive is output from pin (37). The drive signal is routed through the connector PPS3, PPD3 pin 6 to the Horizontal Driver Transistor Q709. This transistor switches the ground return for pin (8) of the Driver transformer (T702). SW+28 volts is routed through R748 and R730. Then through D715 and supplied to pin (5) as primary voltage. The switching of Q709 allows EMF to develop. As this signal collapses, it creates a pulse on the output pin of (T702) at pin (4) to the base of the De-flection Horizontal output transistor Q777. This transistor provides primary switching pulses for the Deflection Transformer T701. Q777 TRANSISTOR PRODUCES THE FOLLOWING OUTPUT PULSES;

1. The Dynamic Focus OUT Circuit to QF01: A Dynamic Focus waveform, (Horz. Parabola) is created. This is a parabolic waveform that is superimposed upon the static focus voltage to compensate for beam shape abnormalities which occur on the outside edges of the screen because the beam has to travel fur-ther to those locations.

2. Horizontal Deflection Yokes drive signals. The collector of Q777 provides the drive signal for all Horizontal Deflection Yokes.

T701 TRANSFORMER PRODUCES THE FOLLOWING OUTPUT PULSES; • Deflection H. Pulse from pin (7): This pulse is used by;

HORIZONTAL BLANKING (H. BLK) GENERATED FROM PIN (7): The Horizontal Pulse is also routed to the Horizontal Blanking generation transistor Q706. This transistor gener-ates the 13V P/P called H Blk. This signal goes to the following circuits; • To the PPD3, PPS3 connector pin 8 to pin (39) of I501 as FBP In. Here this signal is used as a comparison

signal. It is compared to the reference signal coming in at pin (50) Horizontal Sync. If there are any differ-ences between these two signals, the output Drive signal from pin (37) is corrected.

NOTE: When a 1080i signal is input through component inputs, the Reference signal for Horizontal Sync now becomes the H Sync before the Flex Converter. Output from sync selector I502, pin (14). (See the Main/Component Sync Circuit Diagram for details).

• The H Blk signal is also routed to the Microprocessor which uses this signal for OSD positioning and for Station Detection during Auto programming within the coincidence detector, also as a detection signal to activate the AFC Loop.

• The PinP unit uses this signal for switching purposes. Like the read/write clock, positioning, etc… • Through the PDG connector pin 14 to the Convergence circuit for correction waveform generation. • Through CN01 to the Sweep Loss Circuit (QN01) to shut off the drive to the CRTs if Horizontal deflection

is lost. H Blk for HORIZONTAL DRIVE FOR THE HIGH VOLTAGE CIRCUIT:

• The Horizontal Blanking signal H Blk from Q706 is also sent to the High Voltage Driver IC IH01 pin (3). This IC uses this signal as a Tickle Pulse signal to lock the high voltage H. Drive signal from IH01 pin 1. The high voltage H. Drive signal is output pin 1 and routed to the driver transistors, QH02. Then to the High Voltage Horizontal Output Transistor QH01. This transistor switches the primary of the Flyback transformer TH01. Deflection SW +115 is sent through pin (9) and output pin (10) to the collector of the Horizontal Out-put Transistor QH01.

A sample of the High Voltage is output from the Flyback transformer TH01 pin (12). This voltage is sent to pin (9) of the High Voltage Driver IC IH01. This voltage is compared to the reference voltage available at pin (12).


DP-3X HORIZONTAL DRIVE CIRCUIT EXPLANATION

PAGE 05-02

If there is a difference between the two voltages, an error voltage is generated and output from pin (10) and input again at pin (11) where it manipulates the PWM (Pulse With Modulation) signal producing the Horizontal Drive signal output from pin (1). It’s important to notice that the High Voltage circuit can not function without the Horizontal Deflection circuit providing a drive signal. The Sweep Loss circuit will since the loss of H. Blanking and output a high that’s routed through DN10 to pin 3 and DN09 to pin 14. If these voltages go high, pin 3 will defeat the H. Drive by saturating the internal op-amp that creates the sawtooth comparator signal. Thus stopping H. Drive. Pin 14 high will satu-rate the internal generator that produces the sine wave for the sawtooth op-amp. See Figure 1 below.

-+

DC Ref.

Gen

-+

DC Ref.

DC Feed Back

3

9

12 10 111

-+

Fig 1

GENERAL INFORMATION: The DP-3X deflection circuit differs from analog Hitachi projection televisions. It utilizes in a sense, two hori-zontal output circuits. One for Deflection and one for High Voltage. This allows for better deflection stabilization and is not influenced by fluctuations of the High Voltage circuit which may cause unacceptable breathing and side pulling of the deflection.

HV Sample

I501

39

45

H Out37

FBP In

SW +9.3V

Osc.X501

6

1

78

SW + 15V

Def.H Pulse

58

SW +28VQ777

T702

H. Def. Yoke G

H. Def. Yoke B

H. Def. Yoke R

T701

14

H.Blk.

To ConvergenceCircuit

To H. Sweep LossDet. Circuit QN01

IH01

3Gen

10

Drive

9

10

HighVoltage

TH01

12FB In

PAGE 05-03

HVCO

VCC

DP-3X SERIES CHASSIS HORIZONTAL DRIVE CIRCUIT

8

6

PPS3

Signal PWB

Q701

H.Blk.

H Drive

Com1

Error

1

To Micro. for OSD, Auto Prog, SD, AFC,

63 1080i forThrough Mode

See Voltage and WaveformChart on next page.

Y2 In

Rainforest IC

8

6

PPD3

PowerSupplyPWB

I503

3

5

SW +10V

R748

R730

D715

C725

R735

D709

Side Pin Modulator

2Q709

Q706

To Dynamic Focus QF01

RH07

CN01

14

PDG

DH04

11

RH22DH059

QH02 QH01

HorizontalOutput

9

PPD5

10

SW +115V

Ref. V.12

DH01

SW +10V 2

PPD4RH02RH01

CN01 7OVPRH26 DH14 DH13 5

50P

14RN15 DN09

Fron Sweep LossDet Circuit QN02

Stops H. Drive

RN16 DN10

41 NTSC/PAL-Q55128K-Q552

H Freq Sw

PMR

PMG

PMB42

Deflection PWB

50 H SyncHD In

DP-3X IH01 HIGH VOLTAGE DRIVER IC WAVEFORM AND VOLTAGES

PAGE 05-04

IH01 NOT RUNNING:

Pin 1 = 12.28V Pin 2 = 11.86V Pin 3 = 3.96V Pin 4 = 3.5V Pin 5 = 1.089V Pin 6 = 0.021V Pin 7 = 0.0V Pin 8 = 0.0V Pin 9 = 0.019V Pin 10 = 0.038V Pin 11 = 0.038V Pin 12 = 4.90V Pin 13 = 0.05V Pin 14 = 4.59V Pin 15 = 4.96V Pin 16 = 0.0V

Pin 1 12V P/P 33.75Khz

Pin 3 4.5V P/P 33.75Khz

Pin 4 3V P/P 33.75Khz

NOT RUNNING EXPLANATION: This situation can happen and possibly lead the Service Technician off on the wrong path. Take a quick look at the voltages for pin 3 and 14. This is the key. These two pins tie back to the Horz. and Vert. Sweep Loss Detec-tion Circuit. (See page 05-05 for the Sweep Loss Detection Circuit Diagram). If the Sweep Loss circuit is activated, it outputs a high from QN02. This high is used to shut off the CRT to prevent CRT burn, How-ever, the Collector of QN02 is also routed to these two pins through diodes DN09 to pin 14 and DN10 to pin 3. When QN02 goes high, it drives pin 3 and 14 high which turns off the internal oscillator of IH01 via pin 3. This action stops Horizontal Drive to the High Voltage circuit. This action causes pin 1 to satu-rate and it goes High. Note that pin 14 is tied to an internal op-amp (-) leg. This cause the output to stop. So no Horizontal Drive is allowed to pass to the out-put amp. connected to pin 1.

-

-

+

10

+

11 12 13 14

+

--

REF

15Gnd

16

UVLOGENAGCUVP OVP POUT

8 7 6 5 4 3 2 1

9

IH01 NORMAL OPERATION: Pin 1 = 6.80V with Color Bar, Varies with Brightness levels. Pin 2 = 11.72V Pin 3 = 0.59V Pin 4 = 2.47V Pin 5 = 1.60V Pin 6 = 10.58V Pin 7 = 0.0V Pin 8 = 0.0V Pin 9 = 4.90V Pin 10 = 0.03V Pin 11 = 0.03V Pin 12 = 4.90V Pin 13 = 0.05V Pin 14 = 2.02V Pin 15 = 4.96V Pin 16 = 0.0V

DP-3X SWEEP LOSS DETECTION CIRCUIT EXPLANATION

PAGE 05-05

(See Sweep Loss Detection Circuit for details) The key component in the Sweep Loss Detection circuit is QN02. This transistor is normally biased off by the pull up resistor RN18. When the base becomes 0.6V below the emitter, it will be turned on, causing the SW +10V to be applied to two different circuits, the Spot circuit and the High Voltage Drive circuit. Either QN03 or QN04 turning on, will turn QN02 on. SPOT ACTIVATION CIRCUIT When QN02 is turned on, the SW +10V will be applied to the anode of DN11, forward biasing it. This voltage will then pass through DN11. It will then be clamped by DN12, and arrive at pin 4 of PPD3, PPS3. It will then be directed to the Signal PWB where it will pass through D511 and activate the Video Mute circuitry Q529 - Q527. This is done to prevent CRT burns. (See Audio Video Mute Circuit for details) A control (enable) circuit for SPOT is routed from pin 5 of PPS3, PPD3 called “CUT OFF”. This will activate when accessing certain adjustments parameters in the service mode; i.e. turning off vertical drive for making CRT drive or cut-off adjustments. When Vertical Drive is defeated, the Vertical Sweep loss circuit would acti-vate. Cut Off is produced from the Microprocessor I001 pin 47 and routed to QN06 to “inhibit” the Spot line from activating and shutting off the CRTs. HIGH VOLTAGE DRIVE CIRCUIT When QN02 is turned on, the SW +10V will also be routed through RN15 and DN09 and applied to the High Voltage Drive IC IH01 at pin 14. When this occurs, the IC will stop generating the drive signal from pin 1 that is used to produce High Voltage via QH02, the High Voltage Driver. Again, this is done to prevent CRT burn, es-pecially during sweep loss. This high is also routed through RN16, DN10 to pin 3 of IH01 which also kills the internal drive. CONCERNING QN02 There are several factors that can cause QN02 to activate; loss of vertical or horizontal blanking. Loss of Vertical Blanking (V Blk) The Vertical pulse at the base of QN05 switches ON05 on and off at the vertical rate. This discharges CN03 suf-ficiently enough to prevent the base of QN04 from going high to turn it on and activate QN02. When the 24 Vp/p positive vertical blanking pulse is missing from CN04 to the base of QN05, it will be turned off, which will cause the collector to pull up high because CN03 charges up through RN11. This in turn will cause QN04 to turn on because it’s base pulls up high, creating an increase of current flow from emitter to collec-tor and through RN09. RN08, (which is located across the emitter base junction of QN02), to the SW +10V sup-ply. This increase of current flow through RN08 will bias on QN02 and the events described in “Spot Activation Circuit” above will occur. Loss of Horizontal Blanking (H Blk) The Horizontal pulse at the base of QN01 switches ON01 on and off at the horizontal rate. This discharges CN02 sufficiently enough to prevent the base of QN03 from going high to turn it on and activate QN02. When the 11.6 Vp/p positive horizontal blanking pulse is missing from CN01 to the base of QN01, it will be turned off, which will cause the collector to go high through DN03, RN02 as the SW +10V charges CN02 . This in turn will cause QN03 to turn on because it’s base is pulled up high when DN02 fires. When QN03 turns on, an increase of current flow from emitter to collector, through RN10, and up through RN08. This increase of current flow through RN08 will bias on QN02 and the events described in “Spot Activation Circuit” above will occur.

RN02

RN03CN02

Prevents CRT Burn

DP-3X SWEEP LOSS DETECTION CIRCUIT

RN11

CN03

CN04

RN13V. Blk.

24V P/P

H. Blk.CN01 RN04

RN05

DN01

RN01

RN10

RN06

11.6V P/P

SPOT

RN09

Vertical BlankingFrom Pin 11 I601

Horizontal BlankingFrom Q706 Emitter

PAGE 05-06

QN01 IH01

High VoltageDriver IC

4

From I001MicroPin 47

Spot Inhibit

When Vertical Driveis turned Off duringadjustment, I 2C.

SW+10V

RN15

StopsDrive

RN16

RH07

Stops High VoltageDrive SignalsFrom beingproduced whenSweep Loss isdetected.

RN18

PPD3

RN175CUT OFF

RN12

RN14

To Q529Signal3of 3

See A/VMUTECircuit

DN12

DN08

DN06

DN07

DN11

QN06

4

PPS3

5

DN02

DN03

QN03

QN02

DN10

DN09

QN04QN05

StopsOsc

14

3

H. Blk

DN04

RN19

1H

Drive

QH02

DN13

CN06

DP-3X VERTICAL OUTPUT CIRCUIT EXPLANATION

PAGE 05-07

(See the Vertical Output Circuit for details) I601 B+: The Vertical Output IC I601 requires SW+28V to operated. This voltage is supplied from the Power Supply. The output for the SW+28V pulse is from pin 15 of T901. This power supply is protected by E904, rectified by D922, filtered by C933, L918, C934 and output from the PPD5 connector pin 1 and 2. It arrives at the Deflection PWB and is routed through the Vertical B+ Excessive Current Sensor R629, Q604 to pin 10 of I601. TRIGGER PULSE: The Trigger pulse is routed from the Rainforest IC I501 pin 35 on the Signal PWB. It is output to the PPS3 con-nector pin 10, to the Power Supply PWB PPS3 connector pin 10 to the Deflection PWB. It is then sent to the Trigger Input on I601 pin 3. During Trace, the internal Ramp Generator circuit using C603 connected to pin 7 as the time constant begins charging. As it charges, the Pump Up circuit is also charging from the SW+28V to C605, through pin 11 to an internal switch of I601. When the Trigger pulse arrives (Retrace Time), the internal switch toggles over to the output stage push pull pair inside I601, and the +28V charged capacitor C605 discharges. The output stage push pull pair inside I601 already have +28V input from pin 10. So the output pulse from pin 1 is now near 50V p/p. This is only needed for a short duration of time, (retrace) so the Charge Pump circuit eliminates the need for a 50V power supply. (V BLK) VERTICAL BLANKING PULSE GENERATION: When the Charge Pump discharges and produces the 50V p/p pulse for Vertical drive during retrace, this pulse at pin 11 is also routed as the Vertical Blanking pulse. It’s amplitude is around 21V p/p and is sent to the following circuits;

• Vertical Sweep Loss detection circuit • Convergence circuit for vertical correction waveform generation • To the PPD3, PPS3 connector pin 12 to be sent to various circuits on the signal PWB. The Micro-

processor uses this signal to time it’s OSD. VERTICAL OUTPUT PULSE: The Vertical Output pulse is then routed to the Vertical Yokes generating a linear sawtooth current which moves the beam. (Trace = from top to bottom, Retrace = from bottom to top). This linear current is generated by the charge time constant of the vertical yokes charging C607 through the low ohm resistors R619, R620. VERTICAL YOKE CHARGE PULSE: The pulse generated on the positive side of C607 is also routed through the parabolic wave form generation cir-cuit of R621 and C608 to the side pincushion circuit and to the dynamic focus circuit for corrections to deflection and focus. The pulse generated on the positive side of C607 is also routed back to I601 pin 8 and 9. The AC component of this signal is for vertical linearity compensation. The DC component of this signal and the DC component pro-vided by the Vertical size pot into pin 4 are routed back to the Ramp generator circuit described above. The DC component determines the charge time associated with the ramp generator or in other words, the Vertical height. D SIZE SWITCH: When Magic Focus is activated by either the Magic Focus button or customer’s menu or during service when the sensors are initialized, Q603 receives the D Size command from the Digital Convergence Unit, UKDG pin 15 of PDS connector. When Q603 turns on, it bypasses R611 and lowers the resistance from R607 (Vertical Size Pot) to ground. This increases the Vertical size to allow positive contact of the light pattern hitting the sensors.

I501

55

VP Out35

HVcc 9.3 V

21Osc.

15V. Sync InFrom FlexConverter

V. Def. Yoke B

I601

3

HVCO

VCC

VD1 In

DP-3X CHASSIS VERTICAL OUTPUT CIRCUIT DIAGRAM

12

10

9

PPS3PPS3

Signal PWB

V.Blk.

PowerSupply PWB

1

To Micro. for OSD Positioning

V Drive

TriggerInput

V OUTR622 C609

D605

8

D604

R6262

PMB

1

R6272

PMG

1

R628 2

PMR

1R625

R699

D606OutputStage Vs

9

R604R605

2

InvertingInput

BufferOut R616

C6072200/25

R6201.2 ohm

R621

C608

To Side PinCushion Circuit

To DynamicFocus Circuit

6 Gnd Vs

28V

D603

C604

7 RampGen

5C602

NC

R602

D601

4HightAdj

V. Def. Yoke G

V. Def. YokeR

11FlybackGen

C605ChargePump

+-

R614

V OUT

L601

R6191.2 ohm

V.Blk.

To VerticalSweep LossDetectionCircuit

To Conv.Circuit Protect_Def

D608 Q604

R6290.68

R631

R630

C610

10

D Size

Q603

R607 V Size R608 R618

L602V-

V+

V-

V+

V-

V+

V.B

lk.

R61

1

R617

R606

C606+

-

+

-

+

-

+

-

+-

12

10

PPD3

Power SupplyPWB

8MainY Direct R632

PAGE 05-08

C603C601D602

R603

R634Q602

Q601

R63

5

R612

C612

C611

D612

R609R613

V. Saw Out

R636

R637

V. Inf.3PDD1

2PDD1

D607D610 D611

DP-3X SIDE PINCUSHION CIRCUIT EXPLANATION

PAGE 05-09

(See the Side Pincushion Circuit Diagram for details) Due to the nature of deflection, the sides of the picture has a tendencies to pull in similar to an hour glass. The Side pincushion circuit is responsible for manipulating deflection to compensate. This is accomplished by super imposing a vertical parabolic waveform on the DC voltage utilized for Horizontal Size. VERTICAL YOKE CHARGE PULSE: (See Vertical Output Circuit for details) The pulse generated on the positive side of C607 is routed through the parabolic wave form generation circuit of R621, and C608 to the side pincushion circuit. SIDE PIN WAVE FORM GENERATION IC: Then through R742, C702, R709 to pin 6 of I701. This is the negative leg of the internal op-amp. Also attached to this input circuit is the Horizontal Size circuit comprised of R710, R711, R713 and clamped by D714. The variable resistor R711 which adjust the DC level at pin 6. The positive leg of the op-amp is connected through pin 5 to the feedback circuit from the Side Pin Cushion output circuit for stability. The output of the DC offset voltage with Vertical parabolic wave form attached is then routed out pin 7 to the base of Q703. This transistor has its emitter off set above ground by D713, R747 back to the SW +9V and R704. This transistor drives the base of the Side Pin Cushion modulator transistor Q701. The collector of Q701 is con-nected to the Deflection SW +115V. The DC offset voltage and Vertical parabolic side pin cushion compensation wave form is now super imposed on the SW +115V which is sent to the Deflection Transformer T701 and the Horizontal Linearity circuit C715, L703, R729 and R756 to the Horizontal Yoke returns. D SIZE SWITCH: When Magic Focus is activated by either the Magic Focus button or the customer’s menu or during service when the sensors are initialized, Q710 receives the D Size command from the Digital Convergence Unit, UKDG pin 15 of PDG connector. When Q710 turns on, it bypasses R714 and lowers the resistance from the emitter of Q701 to ground. This increases the Horizontal size to allow positive contact of the light pattern hitting the sensors.

To Q705H. Blk Generator

DP-3X SIDE PINCUSHION CIRCUIT DIAGRAM

D SIZE

R701Q703

PAGE 05-10

SW +9V

1 3 42

8 6 57

+

-

+

-

I701

SW +115V

R702

R703

R714

Q701

Q710

R704

D713

R708

R747

R707

R706

D701

R715

C701

C722 R721

SW+11V

R710

R711

R713

R712

D714H Size

Adj

R709 C702

R742

V Parabolic

C715 L703 R729

8.96V4.39V 5.17V 5.14V

61Q777

78

T701Deflection Horizontal Driver

Sensor Initialize = HiMagic Focus = Hi

To H. Linearity off H. Yoke ReturnsL704, L705

To H. Deflection YokesR756


DIGITAL CONVERGENCE INFORMATION

SECTION 6


BLANK PAGE

DP-3X DIGITAL CONVERGENCE INTERFACE CIRCUIT EXPLANATION

PAGE 06-01

See Digital Convergence Interconnection Circuit Diagram for details. The Digital Convergence circuit is responsible for maintaining proper convergence of all three colors being pro-duced by the CRTs. Many different abnormalities can be quickly corrected by running Magic Focus. The Digital convergence Interconnect Diagram depicts how the Digital Convergence Circuit is interfaced with the rest of the Projection’s circuits. The main components and/or circuits are; • THE DIGITAL CONVERGENCE UNIT (called DCU) • CONVERGENCE OUTPUT TO STKs • CONVERGENCE YOKES • MAGIC FOCUS SENSORS AND INTERFACE • MAGIC FOCUS activation by Magic Focus Switch on Front Control Panel or customer’s Menu. • MICROPROCESSOR • RAINFOREST IC (Video Processor). • SERVICE ONLY SWITCH • INFRARED REMOTE RECEIVER • ON SCREEN DISPLAY PATH THE DIGITAL CONVERGENCE UNIT (DCU) (8 Sensor array). The DCU is the heart of the Digital convergence circuit. Held within are all the necessary components for gener-ating the necessary waveforms for correction, and associated memories for the adjustment data and Magic Focus Data.

The Block above shows the relationship of the DCU to the rest of the set. Note that the light being produced by the CRTs is what is used by the sensors for Magic Focus. This allows the DCU to make adjustments regardless of circuit or mechanical changes or magnet influence, by actually using the light on the screen to make judgments. EEPROM AND SRAM SHOWN IN FIGURE 1: (8 Sensor Array). Each color can be adjusted in any one of 117 different locations. The internal workings of the DCU can actually make 256 adjustment points per color. These adjustment points are actual digital data stored in memory. This


DIGITALCONVERGENCECIRCUIT

INTERPOLATION

X6 X6 X6X6X1

CY CLAMP

CRT

RG

B

H

V

117 Points Per/Color

Light

Sensors (X8)

Sensor PWBA/DData Comparator Serial-Parallel

Converter

TimingController

Stored Light Sensor Data

Technician's Eye

Error Data

EEPROM2K Bit

MIRROR

AC Applied, Copy from EEPROM, then caculations will be made. Time, approx. 20 sec.

Calculation of other 139 points per/color

Back Up

To Video Circuits

Addressableby

Technician

Also available;35 Adjustment Points9 Adjustment Points

PointsPer/Color

Via O.S.D.

117 Points Per/Color D/A Conv.Static Centering

Stored during Initialize

between stored dataand light sensor data

One Chip CPU

Infra-Red Decoder

Digital CrossHatch Gen. Timing

Controler

Serial/ParallelConverter

Gate Array 4000 gates

S-RAM(256Kbit)

FAST

EEPROM(2Kbit)

SLOW

8 bit128 Kbit

D/A

1st S

/H

2nd

S/H

LPF

CLA

MP

256 Adjusted

Displays CrossHatch

SCREENAdjust through observation

RemoteControl

Figure 1


PAGE 06-02

data represents a specific correction signal for that specific location. When the Service Technician makes any adjustment, the new information must be stored in memory, EEPROM. The EEPROM only stores the 117 differ-ent adjustment points data, the SRAM interpolates to come up the additional 139 adjustment points for a total of 256 per color. The EEPROM data is slow in relationship to the actual deflection raster change. The SRAM is a very fast memory. So, during the first application of AC power, the EEPROM data is read and the SRAM makes the interpolation and as long as power remains, interpolation no longer has to be made. This can be seen during an adjustment. If the Interpolation key is pressed on the remote control, what is happen-ing is that the SRAM must make those additional calculations beyond the 117 made by the Servicer and this is all placed into memory. INFRARED REMOTE CONTROL INPUT SHOWN IN FIGURE 1: As can be seen in Figure 1, the Infrared Remote control signals actually manipulate the internal data when the Service Only Switch is pressed on the Deflection PWB. This process prevents the Microprocessor from respond-ing to Remote commands, via a Busy line output from the DCU. INTERNAL CONTROLLER, D/A CONVERTERS SHOWN IN FIGURE 1: The internal controller, takes the stored data and converts it to a complicated Convergence correction waveform for each color. The Data is converted through the D/A converter, 1st and 2nd sample and hold, the Low Pass Fil-ter that smoothes out the parasitic harmonic pulses from the digital circuit and the output Clamp that fixes the DC offset level. The DC offset voltage is adjusted by several things. • Raster Centering. The Raster Centering adjustment actually moves the DC offset voltage for Horizontal

and Vertical direction. This Offset voltage will move the entire raster Up or Down, Left or Right. When a complete Digital Convergence procedure has been performed and the adjustment information stored in memory by pressing the PIP Mode button twice (2), it is mandatory to run Sensor Initialization. If Sensor Initialization is not performed, the set will not allow Magic Focus to operate. If the Magic Focus button is pressed, the screen will display an adjustment grid instead. This is done by pressing the PIP-MODE button on the remote one (1) time, then pressing the SURF button. This begins a preprogrammed generation of different light patterns. Magic Focus memory memorizes the characteris-tics of the light pattern produced by the digital convergence module. If a convergence touchup is required in the future, the customer simply presses the Magic Focus button on the front panel or activates it from the customer’s menu and the set begins another preprogrammed production of different light patterns. This automated process duplicates the same light pattern it memorized from the initialization process, re-aligns the set to the memorized convergence condition. Note that this process is using “Light” as it’s source. This is a better process than using waveforms or voltages as it is adjusting using the actual light pattern as see by the customer. “MAGIC FOCUS” SENSORS SHOWN ON FIGURE 1: This process is a joint effort between the digital convergence module and 8 Photo-sensors, physically located on the corners and center of the cabinet, just behind the screen. The physical placement of the sensors assures that they will not produce a shadow on the screen that can be seen by the customer. Magic Focus is activated by pressing the Magic Focus button inside the front control panel door or by the Cus-tomer’s Menu. An on-screen graphic display pattern will be displayed to confirm that the automatic convergence mode (Magic Focus) has begun. The digital convergence module produces different patterns for each CRT, and the sensors on the side of the cabinet pick up the transmitted light and generate a DC voltage. This voltage is sent to the DCU and converted to digital data and compared with the memorized sensor initialization data. Distinct patterns will be generated in each primary color. As the process continues, the digital module manipulates the convergence correction wave-forms that it is producing to force the convergence back into the original memorized configuration. When all cycles have been completed, the set will return to the original signal and the convergence will be cor-rected. In most cases, activating the Magic Focus will allow the set to correct itself, without further adjustments.



PAGE 06-03

EXPLANATION OF THE DIGITAL CONVERGENCE INTERCONNECT DIAGRAM: INFRARED RECEIVER: During normal operations, the IR receiver directs it signal to the Main Microprocessor where it interprets the in-coming signal and performs a predefined set of operations. However, when the Service Only Switch is pressed, the Main Microprocessor ignores remote control commands. Now the DCU receives theses commands and inter-prets them accordingly. The Microprocessor is notified at pin 42 when the DCU begins its operation by the BUSY line. As long as the BUSY line is active, the Main Microprocessor ignores the IR signal. ON SCREEN DISPLAY PATH: MICROPROCESSOR SOURCE FOR OSD: The On Screen Display signal path is shown with the normal OSD information such as Channel Numbers, Vol-ume Graphic Bar, Main Menu, Service Menu, etc… sent from the Main Microprocessor pins 34, 33 and 32 to the Rainforest I501 pins 21, 19 and 18. These are positive going pulses, about 5 V p/p and about 3uS in length de-pendant upon there actual horizontal time for display. DCU (Digital Convergence Unit P/N CS00731) SOURCE FOR OSD: The DCU has to produce graphics as well. When the Service Only switch is pressed, the Main Microprocessor knows the DCU is Busy as described before. Now the On Screen Display path is from the DCU pins 22, 21 and 20 to the Rainforest I501 pins 24, 25 and 26. The output for the DCU OSD characters is output through the PDG connector pins (20 Dig Red, 21 Dig Green and 22 Dig Blue). These are routed through their buffers (QK06 Dig Red, QK07 Dig Green and QK08 Dig Blue) to the PPD1, PPS1 connector pins (1 Dig Red, 4 Dig Green and 8 Dig Blue). Then through their buffers, (Q519 Dig Red, Q520 Dig Green and Q521 Dig Blue). Then it arrives at the Rainforest I501 at pins (26 Dig Red, 25 Dig Green and 24 Dig Blue). When a character pulse arrives at any of these pins, the internal color amp is saturated and the output is generated to the CRTs. Any combination for these inputs generates either the pri-mary color Red, Green or Blue or the complementary color Red and Green which creates Yellow, Red and Blue which creates Magenta or Green and Blue which creates Cyan. OUTPUT STKs IK05 and IK04: These are output amplifiers that take the correction waveforms generated by the DCU and amplify them to be used by the Convergence Yoke assemblies for each color. RV is Red Vertical Convergence correction. Adjust the location either up or down for Red. RH is Red Horizontal Convergence correction. Adjust the location either left or right for Red. GV is Green Vertical Convergence correction. Adjust the location either up or down for Red. GH is Green Horizontal Convergence correction. Adjust the location either left or right for Red. BV is Blue Vertical Convergence correction. Adjust the location either up or down for Red. BH is Blue Horizontal Convergence correction. Adjust the location either left or right for Red. CONVERGENCE YOKES: Each CRT has a Deflection Yoke and a Convergence Yoke assembly. The Deflection manipulates the beam in accordance to the waveforms produced within the Horizontal and Vertical Deflection circuits. The Convergence Yoke assembly manipulates the Beam in accordance with the correction waveforms produced by the DCU. MAGIC FOCUS SENSORS AND INTERFACE: (8 Sensor Array). Each of the eight photo cells, called solar batteries in the service manual, have their own amps which develop the DC potential produced by the photo cells. Each amp is routed through the PDS1 connector and arrives at the PDS connector on the DCU where the DCU converts this DC voltage to Digital signals. These digital signals are used only when the Magic Focus Button is pressed and Magic Focus runs or during Initialization of the sensors.



PAGE 06-04

MICROPROCESSOR: The Microprocessor is only involved in the Digital Convergence circuit related to disabling IR (Infrared Remote Control Signals). When the DCU is put into the Digital Convergence Adjustment Mode (DCAM) or Magic Fo-cus, the Microprocessor ignores IR pulses. This is accomplished by the BUSY signal from the DCU. The BUSY signal is routed from the DCU out the PDG connector pin 19, to the PDD1 connector pin 2, then the PPS1 con-nector pin 2 to the Microprocessor I001 pin 42 telling the Microprocessor that the DCU is busy. RAINFOREST IC (Video Processor). The Rainforest I501 is only involved with the Digital Convergence circuit related to OSD and Velocity Modula-tion inhibit during Digital convergence OSD operation in which it inhibits the Luminance from the main video. This is accomplished by DCU YS from pin 19 of the PDG connector to QK09 to PPD1 PPS1 pin 2 to Q518 to pin 2 of I501. SERVICE ONLY SWITCH: The Service Only Switch is located just in front of the DCU on the Deflection PWB. If the front speaker grills are removed and the front access panel is opened, the switch will be on the far left hand side. When this button is pressed with the TV ON, the DCU enters the Digital Convergence Adjustment Mode. If the button is pressed and held down with the TV OFF and the power button is pressed, the Digital Conver-gence RAM is cleared. This turns off any influence from the DCU related to beam deflection. Magnetic centering is performed in the mode as well as the ability to enter the 3X3, (9 adjustment points) mode.

NOTE: The Digital Convergence Adjustment Mode DCAM can be entered by the Remote Control. Magic Focus must be able to run. Press Magic Focus button on front panel, while its running, press the Magic Fo-cus button in and hold. Stop will be displayed. Press the INFO button on the remote while STOP is dis-played.

MAGIC FOCUS SWITCH: • Located on the Front Control panel is the Magic Focus switch. When Magic Focus is activated by the cus-

tomer pressing this switch, the DCU enters the “MAGIC FOCUS” adjustment mode described earlier. • When the Customer presses the Magic Focus Switch, the low is sent to the Microprocessor I001 pin 45. The

Microprocessor pin 44 then communicates with I010 pin 8 (Level Shift) and it outputs a low on pin 12 (Magic Sw). This low is routed through the PPS1, PPD1 connector pin 5 to the DCU connector PDS pin 1. This starts the Magic Focus function.

• Also the Magic Focus can be started from the Customer’s Menu by this same process. CONVERGENCE MUTE: IK02 is the convergence mute IC. When the +28V line collapses when power is turned off, it’s possible that the output STKs could be damaged. To prevent this, IK02 monitors the +28V line. If it falls too low, pin 3 will out-put a Mute signal to pin 21 of connector PDS on the Digital Convergence Unit. CUSTOMER’S MANUAL DIGITAL CONVERGENCE ADJUST: This year, the Digital convergence can be adjusted by the customer. This is accessed from the Video Menu and selecting Magic Focus. Un-der the Magic Focus menu, select Manual. (See Figure). They have ac-cess to the 117 adjustment points for Red and Blue. (Green is fixed as reference). However, if after adjusting using this process, the customer can no longer use Magic Focus. To regain Magic Focus operation, re-turn to the Customer’s Menu-Video-Magic Focus and select AUTO. Magic Focus will become functional however, manual adjustment data is lost.

Move Sel Select

If you want to adjust now START

Auto Manual

Adjustment Mode

Aligns the Red, Green, and Bluecolors to correct for MagnetInfluences.

Magic Focus

Video

DK04

RK24

DigitalConvergence

Unit"DCU"

"Mounted onDeflection

PWB"

PFS

MAG SW In

DP-3X CHASSIS "DIGITAL CONVERGENCE" INTERCONNECTION CIRCUIT DIAGRAM

PDS1

PDG

4

18

20

17

13

14

2

13

14

16

17

19

20

21

BV

BH

GH

RV

RH

Mute

15 16

5

10+28P

+ -

14 13

11

+ -

7

9

+ -

15 16

18

+ -

14 13

11

+ -

6 7

9

+ -

IK04

GH

RV

RH

IK05

BV

BH

GV6

PCB1

3

4

PCG

4

3

1

PCR1

3

4

6

18

6

6

CYV+

CYV-

CYH+

CYH-

CYV+

CYV-

CYH-

CYH+

CYV+

CYV-

CYH+

CYH-

+28VIK02 13

2

To Blue Convergence Yokes

To Green C

onvergence YokesTo Red C

onvergence Yokes

Dig R

BUSY

IR-In

Dig G

Dig B

"DCAM"Digital Convergence

Adjustment Mode

4

5

7

3

1

I501 PSC

9

7

5

14

13

12

OSD B

OSD G

OSD R

Dig OSD B

Dig OSD G

Dig OSD R

To CRTs

B

G

R

DeflectionPWB

Ft. ControlPWB

SignalPWB

Signal PWB 3 of 3

HMO2

2

IR Receiver3

IR Out

SK01

UKDGCS00731

Q517Q546

Normal "Lo"

PAGE 06-05

Stby+5V

IR In

7

1

MAG SW

SM09

GV

+5V-5V

MAG SW

1

5

Magic Focus

8

I0103.3V-5V 8

Q516Q515

Q521Q520

Q519

21

19

18

24

25

26

QK06

QK07QK08

Rainforest

Dig OSD B

Dig OSD G

Dig OSD R

OSD B

OSD G

OSD R

B

G

R

4

8

5

7

3

1

Service Only

BUSY

QM01

32

34

33

OSD B

OSD G

OSD RMagic Sw Out44

42

IR

I001

MainUp

From IK01

12

Dig Adj

D Size

21

22

RK23DK53

11

10

12

22

N/C

PDS

PDS

6

PPD1PPS1

45

DigiconBusy In

QM05

Magic Sw In

MA

G SW

Out

80

9 DigiconAdj

5011

6

Sw Adj

PowerSupplyPWB

91110 89 78 67 56 4

4 25 3

3 10Gnd1

+5V1 +5V Digital2

GND

S0 12

S0S1S2S3S4S5S6S7

S0S1S2S3S4S5S6S7

SensorPWB

MAG SW

15H Blk

Dig R

IR-In

Dig G

Dig B

12

3

1

From QK01From IK01

4817 12

4817 12

LEDS0 ~S78 TotalSensors

8

HMO3IR Receiver

3IR Out

21

2 1EFI

3

16V Blk

RK22

DK55

DK05

FK02

FK01

RK21

2

DK85

Mute

10

5

-28P

2Mute

RK67

DK86

RK66

+28P

QM06

QM07 DP-37C

/DP-37D

/DP-38

DP-33W

/DP-36/D

P-37/DP-37C

/DP-37D

/DP-38

Q545 Q548

Q542Q541 Q544

Q538Q537 Q540

99

7

QK09

Q5182 YS3

DCU YS

1922BUSY

MUTE LAST CH

SURFPIP FREEZE

PIP-MODE SWAP

REC

HITACHICLU-5728TSI

SELECTVOL CH

MENU EXIT

VIRTUAL HDPHOTO

ANT

0 INFOSLEEP

7 8 9

1 2 3

4 5 6

DVD CD TAPE AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE

INITIALIZEPIP MODE +

SURF

WRITE TOROM

PRESS (2X)

READ OLDROM DATAPRESS (2X)

CENTERINGRASTERPOSITION

GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO

RASTER PHASERED (7 X 5)

PAGE 06-06

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

PIP ACCESS

C.C. ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

DAY/NIGHT

DP-37 REMOTE CONTROL CLU-5728TSI (P/N HL01828)DP-37 51S500, 57S500, 65S500

Alvie W Rodgers

Must be in VCR Mode

MUTE LAST CH

DISC MENUNAVI ADVANCED

SWAP

REC

HITACHICLU-5727TSI

SELECTVOL CH

MENU EXIT

C.C.DVD

ANT

0 INFOSLEEP

10+

7 8 9

1 2 3

4 5 6

DVD CD PVR AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE


SURF

WRITE TOROM

PRESS (2X)



GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO


PAGE 06-07

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

VIRTUAL HD ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

ZOOM

DP-33W REMOTE CONTROL CLU-5727TSI (P/N HL01825)46W500

SUB TITLE

PiP SURF FRZ

MODE

DAY/NIGHT

Alvie W Rodgers

Must be in VCR Mode

MUTE LAST CH

SURFPIP FREEZE

PIP-MODE SWAP

REC

HITACHICLU-5725TSI

SELECTVOL CH

MENU EXIT

VIRTUAL HDAV NET

ANT

0 INFOSLEEP

7 8 9

1 2 3

4 5 6

DVD CD PVR AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE


SURF

WRITE TOROM

PRESS (2X)



GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO


PAGE 06-08

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

PIP ACCESS

C.C. ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

DAY/NIGHT

DP-37 REMOTE CONTROL CLU-5725TSI (P/N HL01825)DP-37C 57T500, 65T500 and DP-37D 57X500, 65X500

Alvie W Rodgers

Must be in VCR Mode

BR

H. SIZE

V. SIZE

Centering Offset

1018

27.537.0

74.0

74.0

74.0

74.0

74.0

74.0

37.027.5

18.2 81.8

573

18.281.8 81.8 81.8 81.8 81.8 81.8 81.8 81.8

VERTICAL SIZE = 505mmHORIZONTAL SIZE = 930mm

PART NUMBER H312275

81.8

NOTE: Aspect may not be correct but dimensions are correct.DIGITAL CONVERGENCE OVERLAY DIMENSIONS

46W500 DP-33W ChassisOVERLAY DIMENSIONS NORMAL MODE

RED OFFSET = 20mmBLUE OFFSET = 35mm

PAGE 06-09

BR

H. SIZE

V. SIZE

Centering Offset

1129

30.541.0

82.0

82.0

82.0

82.0

82.0

82.0

41.030.5

19.7 90.8

635

19.790.8 90.8 90.8 90.8 90.8 90.8 90.8 90.8


PART NUMBER H312272

90.8


51S500 DP-37 ChassisOVERLAY DIMENSIONS NORMAL MODE


PAGE 06-10


57S500 DP-37 / 57T500 DP-37C / 57X500 DP-37D CHASSIS OVERLAY DIMENSIONS NORMAL MODE

BR

H. SIZE

V. SIZE

Centering Offset

1262

34.145.8

91.7

91.7

91.7

91.7

91.7

91.7

45.834.1

22.0 101.5

710

22.0101.5 101.5 101.5 101.5 101.5 101.5 101.5 101.5


PART NUMBER H312273

101.5


PAGE 06-11

NOTE: Aspect may not be correct but dimensions are correct.65S500 DP-37 / 65T500 DP-37C / 65X500 DP-37D CHASSIS

OVERLAY DIMENSIONS NORMAL MODE

BR

H. SIZE

V. SIZE

Centering Offset

1439

38.652.1

104.6

104.6

104.6

104.6

104.6

104.6

52.138.6

25.3 115.7

809

19.7115.7 115.7 115.7 115.7 115.7 115.7 115.7 115.7


PART NUMBER H312274

115.7


PAGE 06-12


ADJUSTMENT INFORMATION

SECTION 7


BLANK PAGE

DP-3X CHASSIS DCU CROSSHATCH PHASE ADJUSTMENT

PAGE 07-01

Adjustment Preparation: • Cut Off adjustment should

be finished. • Video Control: Brightness

90%, Contrast Max. Adjustment Procedure: NORMAL MODE 1) Receive any NTSC signal. 2) Screen Format is Normal 3) Press the SERVICE

ONLY switch on the De-flection / Convergence PWB to enter DCAM.

4) Press the PHOTO key on the Remote, Green Cross hatch appears.

5) Then press the EXIT key. (This is the Phase

adjustment mode). 6) Adjust data value using

the keys indicated in the chart, until the data matches the values indi-cated in the chart.

Exiting Adjustment Mode: 7) Press PHOTO key on

remote control. 8) Press PIP MODE key

TWICE to store the information.

9) When Green dots are displayed, press the MUTE key twice to re-turn to DCAM grid.

*DCA stands for (Digital Convergence Adjustment)

PHASE MODE Display Format NORMAL

ADJUST USING Address Data Value 4 and 6 keys on Remote PH-H E2

2 and 5 keys on Remote PH-V 07

Cursor Left and Right on Remote CR-H 35

Cursor Up and Down on Remote CR-V 14

02

DP-3X VERTICAL SIZE ADJUSTMENT

VERTICAL SIZE: 1) Receive an NTSC signal. 2) With Power Off, press the

Service Only switch on the Convergence PWB. While holding the Service Only Switch down, press the Power On button and Re-lease. DCU Grid will ap-pear without convergence correction. NOTE: After entering DCAM, with each press of the Service Only Switch, the picture will toggle between Video mode and DCU Grid.

3) Select GREEN (A/CH) and press the MENU but-ton to remove Red and Blue.

4) Adjust using R607 (Vertical Size Adj. VR) to match sizes in the Table Below.

NOTE: Centering magnet may be moved to facilitate. Distance is important, not centering. NOTE: Do not use the Hash marks on the Overlay as they may be incorrect and/or the Vertical Size may change to improve performance.

Screen Size DP37C/D/P

L=

51 inch - -

57 inch 625 mm

65 inch 710 mm

46 inch - -

DP36 L=

- -

560 mm

625 mm

710 mm

DP33W L=

505

- -

- -

- -

DP37 L=

- -

560 mm

625 mm

710 mm

llllTop and

Bottom Lines

VERTICAL SIZE

03

DP-3X HORIZONTAL SIZE ADJUSTMENT

HORIZONTAL SIZE: (Display Mode NORMAL) • Install the correct Overlay. • Input an NTSC Signal. • Digital Convergence RAM

should be cleared. With Power Off, press the Service Only switch on the Conver-gence PWB. While holding the Service Only Switch down, press the Power On button and Release. DCU Grid will appear without convergence correction.

NOTE: After entering DCAM, with each press of the Service Only Switch, the picture will toggle between Video mode and DCU Grid.

• Project only the Green raster by selecting Green Adjustment mode and press-ing the MENU button on remote.

ADJUSTMENT 1. Adjust using R711

(Horz. Size Adj. VR) Ad-

just Horizontal Size until the size matches the chart below.

2) Press “Power Off” to exit DCAM. (Digital Conver-gence Adjustment Mode.)

NOTE: Do not use the Hash marks on the Overlay as they may be incorrect and/or the Vertical Size may change to improve performance.

Screen Size DP37C/D/P

L=

51 inch - -

57 inch 1140 mm

65 inch 1300 mm

46 inch - -

DP36 L=

- -

1005 mm

1120 mm

1280 mm

DP33W L=

930

- -

- -

- -

DP37 L=

- -

1020 mm

1140 mm

1300 mm

HORIZONTAL SIZE

Outside Left and Righthand lines

llll

DP-3X CHASSIS RED AND BLUE RASTER OFFSET ADJUSTMENT

PAGE 07-04

INFORMATION: Raster Offset is necessary to conserve Memory allocation. It is very important to remember that the Red is offset Left of Center and Blue is offset Right of center. Please use the following information to accurately offset Red and Blue from center. Also see Overlay Dimensions for further details. Preparation for adjustment: • With Power Off, press the Service Only switch on the Convergence PWB. While holding the Service Only

Switch down, press the Power On button and Release. DCU Grid will appear without convergence correc-tion. NOTE: After entering DCAM, with each press of the Service Only Switch, the picture will toggle be-tween Video mode and DCU Grid.

• Video Control should be set at Factory Preset condition. • Static Focus adjustment should be finished. Adjustment Procedure 1. Turn the centering magnets of Red, Green and Blue and adjust so that the center point of the cross-hatch

pattern satisfies the diagram and Offset Value Table below. (DCU data is cleared). Remember Green is Centered. Red is to the left of Green and Blue is to the right of Green as indicated below.

• All Vertical positions are geometric center of screen. • Parameters are +/- 2mm.

SCREEN SIZE Red Offset Blue Offset

51 inch 20mm 25mm

57 inch 20mm 25mm

65 inch 20mm 25mm

46 inch 20mm 35mm

Red Blue

Geometric Horizontal

Green

Geometric Vertical Center

Red Offset Blue Offset

Offset Value Table

DP-3X CHASSIS MAGIC FOCUS “CHARACTER SET UP”

PAGE 07-05

NOTE: This instruction should be applied when a new DCU is being replaced. Adjustment Preparation: 1. Receive NTSC RF or Video

Signal. 2. With Power Off, Press and

HOLD the SERVICE ONLY button on the Convergence/Focus PWB, then press the Power On/Off and release. When picture appears, release Service Only switch. (DCU grid is displayed without con-vergence correction data.

Adjustment Procedure: 1. Press the FREEZE key on R/

C. (One additional line appears near the top and bottom.

2. Press the SURF key, the ADJ. PARAMETER mode is dis-played as following.

NOTE: Press the Cursor Left and Right Button to change the ADJ. DISP. data to match Table 1 on the right.

DATA VALUES CONFIRMA-TION: 3. Use the Cursor Up and Down

keys to scroll through the ADJ. PARAMETER table. Confirm Data values in accordance with TABLE 1 to the right. To make data value changes, Press the Cursor Left and Right keys.

ADJ.PARAMETER ADJ. DISP. : 0F DEMO.WAIT : 1F INT. START. : 13 V. SQUEEZE : 10

4. Press the PIP MODE (MODE in DP-33W) key 2 times to write the changed data into EEPROM.

• First press, ADJ PA-RAMETER ROM WRITE ? Is displayed for alarm.

• 2nd press writes data into EEPROM. Green dots ap-pear after completion of operation.

5. Press the MUTE button 3 times exit back to DCAM.

6. Press the Service Only Switch to exit from DCAM.

7. Power set off.

TABLE 1 DP-37 Parameter Normal

ADJ. DISP 0F DEMO WAIT 1F INT. START 13 V. SQUEEZE 10 INT STEP 1 02 INT STEP 2 06 INT BAR 2D INT DELAY 01 MGF STEP 1 10 MGF STEP 2 06 MGF BAR 1B MGF DELAY 01 SEL. STAT. 00 LINE WID 7F ADD LINE 09 SENSOR CK 00 PORT 0 07 PORT 1 06 PORT 2 05 PORT 3 04 PORT 4 03 PORT 5 02 PORT 6 01 PORT 7 00 AD LEVEL 03 CENT. BAL 00 E. DISPLAY 00 ADJ. TIMS 60 ADJ. LEVEL 05 ADJ. NOISE 0A OVER LF-H 01 OVER LF-V 00 OVER RI-H 00 OVER RI-V 00 PHASE MOT 60 H. BLK RV 00 H. BLK GV 03 H. BLK BV 00 H. BLK H 20 PON DELAY 0F IR-CODE 00 INITIAL 50 9E MGF 50 96 CENTER 50 FE STAT 50 FE DYNA 50 9F

DP-3X CHASSIS MAGIC FOCUS “PATTERN SET UP”

PAGE 07-06

NOTE: This instruction should be applied when a new DCU is being replaced. This instruction shows how to set up the pattern position for Magic Focus. Each model has a specific set up pattern position. Adjustment Preparation: • Receive NTSC RF or Video Sig-

nal. • With Power Off, Press and

HOLD the SERVICE ONLY SWITCH the Deflection / Con-vergence PWB, then press the Power On/Off at the same time, until picture appears, then re-lease both. (Picture may be dis-played without convergence cor-rection data. Press the Service Only button to bring up Internal Crosshatch.)

Adjustment Procedure: 1. Press the FREEZE key on R/C.

(One additional line appears near the top and bottom.

2. Press the PHOTO key on DP-37 or AV Net key on DP-37C / D DVD key on DP-33W

• The PATTERN mode is dis-played as follows.

3. Use the 6 Key to rotate Arrow. Arrow rotates clockwise with each press on the 6 Key.

4. Use the following Keys to switch color of patterns. • INFO : GREEN • 0 : RED • ANT : BLUE

5. Press the Thumb Stick Left and Right buttons to change the Pat-tern Position Data in horizontal Direction. Press the Thumb Stick Up and Down buttons to change the Pattern Position Data in Ver-tical Direction.

6. Set the Data Values as shown in the Table below.

7. Press the PIP MODE (MODE on DP-33W) key 2 times to write the changed data into EEPROM. • First press, ADJ PARAME-

TER ? ROM WRITE ? Is dis-played for alarm.

• 2nd press writes data into EEPROM. Green dots appear after completion of operation.

8. Press the MUTE button 3 times exit Pattern Mode.

9. Press the SERVICE ONLY SWITCH to exit DCAM.

10.Power set off.

RH : 0A RV : 03

0 1 2

6 5 4

7 3

0 1 2 3 4 5 6 7

RH 00 02 FC FE FC 02 00 00

RV 02 00 07 00 F7 01 FD 00

GH 00 00 FC FE FE 00 00 00

GV 06 01 06 00 F9 00 FA 00

BH 04 FE FE 00 00 FE 02 02

BV 08 FF 03 00 FD 01 F8 00

NORMAL MODE: 46 INCH SETS

0 1 2 3 4 5 6 7

RH 08 02 F6 FE F6 02 08 00

RV 04 02 06 00 FB FF FE 00

GH 08 00 F8 00 F8 00 08 00

GV 03 01 04 00 FC FF FE 00

BH 08 FE F8 FE F8 FE 08 00

BV 05 01 02 00 FD FF FC 00

NORMAL MODE: 65 INCH SETS

0 1 2 3 4 5 6 7

RH 0A 02 F6 FC F6 02 0A 02

RV 03 01 07 00 F9 00 FD 00

GH 08 00 F8 FE F8 00 08 02

GV 05 01 05 00 FB FF FB 00

BH 0A FE F8 FE F8 FE 0A 04

BV 07 01 02 00 FD FF FA 00

NORMAL MODE: 51 and 57 INCH SETS

DP-3X CHASSIS READ FROM ROM NOTES

PAGE 07-07

BEFORE MAKING ANY DIGITAL CONVERGENCE ADJUSTMENTS Heat Run the set for at least 20 minutes. Do not run Magic Focus before the 20 min-utes have passed. MAKE A DETERMINATION: 1) There are many situations where the digi-

tal convergence looks as thought it may need a convergence adjustment.

2) Be sure that it really does before begin-ning.

3) READ FROM OLD ROM DATA: 4) In any Hitachi Digital convergence set, the

Old ROM data can be re-read to place the unit into the last saved condition. This could be beneficial before an attempt to make a rather lengthily adjustment.

5) Enter the DCAM. • Press the Service Only switch on the De-

flection PWB. 6) To Read the Old ROM Data, press the

SWAP button twice. • First press: (Read from ROM?) will ap-

pear on screen. • Second press: Screen goes black, then re-

appears with green dots. • Press the MUTE button to return to Digi-

tal convergence grid.

EXAMPLE: Sometimes the Magic Focus will not run cor-rectly and will return an error code. Sometimes after Magic Focus is run but the convergence appears off after completion. OTHER IMPORTANT INFO: Many times after a complete adjustment, when initializing the Magic Focus sensors, an error code will appear, overflow, Error 4, etc… When this happens, most of the time it is be-cause some critical adjustments were over-looked or skipped. The below adjustments are very critical to the complete alignment process and CAN NOT be overlooked. • Vertical Size Adjustment • Horizontal Size Adjustment • Red and Blue Offset Adjustment • DCU Character Adjustment and data

confirmation check • DCU Sensor Position Adjustment. All of the above adjustment can vary depend-ant upon the Chassis used. Be sure to check the Service Manual for specifics related to values. • In I2C Bus adjustment: H. POSI Adjust-

ment

MUTE LAST CH

SURFPIP FREEZE

PIP-MODE SWAP

REC

HITACHICLU-5728TSI

SELECTVOL CH

MENU EXIT

VIRTUAL HDPHOTO

ANT

0 INFOSLEEP

7 8 9

1 2 3

4 5 6

DVD CD TAPE AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE


SURF

WRITE TOROM

PRESS (2X)



GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO


PAGE 07-08

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

PIP ACCESS

C.C. ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

DAY/NIGHT

DP-37 REMOTE CONTROL CLU-5728TSI (P/N HL01828)51S500, 57S500, 65S500

Alvie W Rodgers

Must be in VCR Mode

MUTE LAST CH

DISC MENUNAVI ADVANCED

SWAP

REC

HITACHICLU-5727TSI

SELECTVOL CH

MENU EXIT

C.C.DVD

ANT

0 INFOSLEEP

10+

7 8 9

1 2 3

4 5 6

DVD CD PVR AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE


SURF

WRITE TOROM

PRESS (2X)



GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO


PAGE 07-09

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

VIRTUAL HD ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

ZOOM

DP-33W REMOTE CONTROL CLU-5727TSI (P/N HL01825)46W500

SUB TITLE

PiP SURF FRZ

MODE

DAY/NIGHT

Alvie W Rodgers

Must be in VCR Mode

MUTE LAST CH

SURFPIP FREEZE

PIP-MODE SWAP

REC

HITACHICLU-5725TSI

SELECTVOL CH

MENU EXIT

VIRTUAL HDAV NET

ANT

0 INFOSLEEP

7 8 9

1 2 3

4 5 6

DVD CD PVR AMP

STBCBLVCRTV

SOURCE WIZARD

POWER

CURSOR LEFT

BLUE (13X9)

REMOVECOLOR

CALCULATE


SURF

WRITE TOROM

PRESS (2X)



GREEN (3 X 3)

CORRECTIONBUTTONS

CROSSHATCHVIDEO


PAGE 07-10

CURSOR UP

CURSOR RIGHT

CURSOR DOWN

PIP ACCESS

C.C. ASPECT

VID 1

VID 2VID 3

VID 4

VID 5

DAY/NIGHT

DP-37 REMOTE CONTROL CLU-5725TSI (P/N HL01825)DP-37C 57T500, 65T500 and DP-37D 57X500, 65X500

Alvie W Rodgers

Must be in VCR Mode

11

CONVERGENCE USING OUTSIDE SIGNAL SOURCE

By superimposing the digital cross hatch on the main picture or the adjustment point on the main picture, ad-justments can be made that are more specific to errors seen while observing the main picture instead of only the cross hatch pattern.

Marker (Adjustment Point)

Press the "Service Only" switch on the Deflection PWB to bring up the normal Convergence Cross Hatch pattern. (Figure 1).

Marker

Marker

Marker

Only Box Marker

Press the "Menu" button on the remote control. Only display color selected for adjustment. (Note Green always appears), in this case, Red is selected, so Red and Green (yellow) lines appears. (Figure 2).

Press the "Menu" button again and the Crosshatch appears on the main picture. (Figure 3).

Press the "Menu" button again, Marker plus Box marker ap-pears on the main picture. (Figure 4).

Press the "Menu" button again, only Box marker appears on the main picture. (Figure 5).

By pressing the "Menu" button, this cycle will repeat.

12

MAGIC FOCUS ERROR CODES FOR THE DP-3X CHASSIS

CONVERGENCE ERRORS: If an error message or code appears while performing MAGIC FOCUS or initialize (PIP MODE and SURF in Digital Convergence Adjustment Mode, follow this confirmation and repair method. 1) Turn on Power and receive any signal. 2) Press the Service Only Switch on the Deflection / Convergence Output PWB. 3) Press SWAP and then the SURF buttons on the remote control. 4) Error code will be displayed in bottom right corner of screen. 5) If there is no error, and INITIAL OK will appear on screen.

ERROR!!

X

Error Code CONNECT 1! No. 1 3

Error Message

Sensor Position

6) Follow repair table for errors. ERROR!!.

Error

Display Code

Countermeasure

Application

Initialize Magic Focus

1 VF Error Replace DCU X X

2 *2

Connect 1 1. Darken Outside Light 2. Placing of Sensor 3. Is pattern hitting sensor? 4. Check connection and solder bridge of sensor 5. Replace Sensor. 6. Replace Sensor PWB. 7. Sensor Connector check. 8. Replace DCU. 9. Adjustment check (H/V size, centering).

X

—

3*2 A/D Level Same as Error Code 2 X X

4 Over Flow 1. Check the placement 2. Adjustment check (H/V size, centering). 3. Conv. Amp. Gain check*1 (check resistor values

only)

X

X

5 Convergence Same as Error Code 4 X X

7 Operation Same as Error Code 4 — X

9 Connect 2 Same as Error Code 2 X X

10 Noise Input strong field. Strong signal. Check the wiring of connector between sensor and DCU

X X

11 Sync Input strong field. Strong signal. Check the wiring of connector between sensor and DCU

X X

Error Code

*1 = RK 42, 46, 50, 54, 58, 62 check these resistors. *2 = Sensor Position

1 0

6

2

7 3

5 4

SENSOR POSITION

DP-3X MAGNETS

Adjustment Points

REDCRT

GREENCRT

BLUECRT

21 3

5

6 4 4

5

FRONT

4

7 8 9

Red, Green & Blue Focus ControlsAlso: Screen Controls for Red, Green & Blue

(1) Centering magnet RED(2) Centering magnet GREEN(3) Centering magnet BLUE(4) Beam Form Magnets(5) Beam Alignment magnets(6) Focus Block Assembly

(7) RED Yoke(8) GREEN Yoke(9) BLUE Yoke

PAGE 07-13


BLANK PAGE


MISCELLANEOUS INFORMATION

SECTION 8


BLANK PAGE

PJIG PRST PFS PFSH1 PFSH2 PAS1 PBS PSC

EH7P PH2P EH13P PH10P EH2P EH10P VH12P PH12P

I501I001

U302

SubTuner

U301

MainTuner

TERMINALPWB

DVIPWB

FLEXCONTROL

(PIP)U401

DIGITALMODULE

(DP-36/38/38D)

REAR VIEW

DP-3X CHASSIS SIGNAL PWB

PAGE 08-01

IK04

IK05

TH01FLYBACK

QH01

I601

PDF1

MB MG MR

QF01

Q777

SK01

R711 R607

H Size AdjV Size Adj

CONVERGENCESERVICE SWITCH

IK01PADJ

QK01

D708

1

6

1

1 6PPD1

PPD2

PPD3

PPD61

10

1

7

12

7

1

PDS1

PCRRED

PCGGREEN

PCBBLUE

M62501P

IH01

T702

T701

1

11

CH16

RH17HV ADJDO NOT

ADJ.

1

UKDG

DIGITALCONVERGENCE

UNIT

DP-3X CHASSIS DEFLECTION PWB

PAGE 08-02

E907B+

PPS1

F901FUSE

D901

PPD

1

= G

REE

N o

r RED

LED

BACKCOVERSIDE

PPC

1

PA

I901

F903FUSE

12

1 3

1 3

PPQ

PPVDVD ModelOnly

Digital ModuleModel Only

S901Main

PowerRelay

D912Main POWERRed LED

PPD

3PP

D4

PPD

5

E905B+ Reg

D956Audio

(Green)

D955SW+5.5V(Green)

D932+B

(Green)

D913Sby +5V(Green)

PPS3

PPS4

PPS5

IAA11 12EAG1

Audio Gnd

1 5+

-

I903FB

T901Switching Transformer

U901Stand-byModule

I902ACK

E90210V

E901Audio

E904+28VE905-28V

E903+220V

PPC2

PPS6

DP-3X CHASSIS POWER SUPPLY PWB

PSP

PAGE 08-03

D954+/- 28V(Green)

PPD

2

DP-3X CHASSIS CRT PWB

E801

RED

P802(Cathode)

P8011

3

GND

E851

GREEN

P852(Cathode)

P8511

3

GND

E8A1

BLUE

P8A2(Cathode)

P8A11

3

GND

R R

G G

B B

FOCUS PACK

FOC

US

PAC

K (U

FPK)

SCR

EEN

AD

J. V

R

FOC

US

ADJ.

VR

PAGE 08-04

DP-3X CHASSIS FRONT CONTROL PWB

PFT

PF1

PFSPO

WER

LED

(Blu

e)Ex

cept

DP-

33W

IR R

ECEI

VER

MA

GIC

FOC

US

VOL-

VOL+

CH

-C

H+

INPU

T/EX

ITM

ENU

SELE

CT

RL

VS

EF1

IR R

ECEI

VER

FOR

AV

NET

IR R

ECEI

VER

FOR

REM

OTE

PAGE 08-05

06

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L)AUDIO

INPUT 2

INPUT 3(MONO/L) S-VIDEO

R VIDEOINPUT 4

(MONO/L) S-VIDEO

R VIDEOL S-VIDEO

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FICENTER

IN

ANT C(ATSC IN)

Multi Media Card

IEEE 1394

OPTICAL OUTDigital Audio

1 2 8 7 12

13

10

6354

DP-36 REAR PANEL (S700 Models)

11

(1) ANTENNA INPUT / OUTPUT: A both Main and Sub Picture. B only Sub Picture. Out to Converter loopsAntenna A out while set is in Antenna B mode.(2) AUDIO / VIDEO INPUTS: 1, 2, 3, 4 and 5. S-Video for inputs 3, 4 and 5 only.(3) MONITOR OUT: Video and Fixed Audio outputs. S-Out only available with S-Inputs.(4) OUT TO HI-FI: Variable Audio outputs.(5) CENTER IN: When the TV is set to TV as Center, it receives it's input from this source.(6) S-VIDEO INPUTS 3 and 4:(7) Y Pr/Pb: For inputs 1 and 2. Input 2 will also accept composite video on the Y input without a Pr plug. Alsoaccepts Y Cr/Cv NTSC 480i.(8) DVI-HDTV IN: Accepts Digital Video interface connections for 1080i, 720P, 480P and 480i.(10) ANTENNA C is only for ATSC and HD/SD Cable QUAM. Note: When watching this input, monitor outputs willbe available with NTSC information only.(11) OPTICAL OUT: Used to connect to equipment with optical audio inputs.(12) IEEE1394 FIREWIRE: This provides a digital interface using a single cable. Also allows control of equipment.(13) MULTI MEDIA CARD: This allows upgrades to the digital module via a multi media card.

07

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L)AUDIO

INPUT 2


R VIDEOINPUT 4

(MONO/L) S-VIDEO

R VIDEOL S-VIDEO

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FICENTER

IN

1 2 8

354

DP-37 REAR PANEL (S500 Models)7

6

(1) ANTENNA INPUT / OUTPUT: A both Main and Sub Picture. B only Sub Picture. Out to Converter loopsAntenna A out while set is in Antenna B mode.(2) AUDIO / VIDEO INPUTS: 1, 2, 3, 4 and 5. S-Video for inputs 3, 4 and 5 only.(3) MONITOR OUT: Video and Fixed Audio outputs. S-Out only available with S-Inputs.(4) OUT TO HI-FI: Variable Audio outputs.(5) CENTER IN: When the TV is set to TV as Center, it receives it's input from this source.(6) S-VIDEO INPUTS 3 and 4:(7) Y Pr/Pb: For inputs 1 and 2. Input 2 will also accept composite video on the Y input without a Pr plug. Alsoaccepts Y Cr/Cb NTSC 480i.(8) DVI-HDTV IN: Accepts Digital Video interface connections for 1080i, 720P, 480P and 480i.

08

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L)AUDIO

INPUT 2


R VIDEOINPUT 4

(MONO/L) S-VIDEO

R VIDEOL S-VIDEO

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FICENTER

INIRBlaster

1 2 8 7

63549

DP-37C REAR PANEL (T500 / V500 Models)

(1) ANTENNA INPUT / OUTPUT: A both Main and Sub Picture. B only Sub Picture. Out to Converter loopsAntenna A out while set is in Antenna B mode.(2) AUDIO / VIDEO INPUTS: 1, 2, 3, 4 and 5. S-Video for inputs 3, 4 and 5 only.(3) MONITOR OUT: Video and Fixed Audio outputs. S-Out only available with S-Inputs.(4) OUT TO HI-FI: Variable Audio outputs.(5) CENTER IN: When the TV is set to TV as Center, it receives it's input from this source.(6) S-VIDEO INPUTS 3 and 4:(7) Y Pr/Pb: For inputs 1 and 2. Input 2 will also accept composite video on the Y input without a Pr plug. Alsoaccepts Y Cr/Cb NTSC 480i.(8) DVI-HDTV IN: Accepts Digital Video interface connections for 1080i, 720P, 480P and 480i.(9) IR BLASTER: These outputs allow control of external equipment via IR when using the AV Net feature.

09

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L)AUDIO

INPUT 2


R VIDEOINPUT 4

(MONO/L) S-VIDEO

R VIDEOL S-VIDEO

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FICENTER

INIRBlaster

1 2 8 7

63549

DP-37D REAR PANEL (X500 Models)

DVI-HDTV

8

(1) ANTENNA INPUT / OUTPUT: A both Main and Sub Picture. B only Sub Picture. Out to Converter loopsAntenna A out while set is in Antenna B mode.(2) AUDIO / VIDEO INPUTS: 1, 2, 3, 4 and 5. S-Video for inputs 3, 4 and 5 only.(3) MONITOR OUT: Video and Fixed Audio outputs. S-Out only available with S-Inputs.(4) OUT TO HI-FI: Variable Audio outputs.(5) CENTER IN: When the TV is set to TV as Center, it receives it's input from this source.(6) S-VIDEO INPUTS 3 and 4:(7) Y Pr/Pb: For inputs 1 and 2. Input 2 will also accept composite video on the Y input without a Pr plug. Alsoaccepts Y Cr/Cb NTSC 480i.(8) DVI-HDTV IN: Accepts Digital Video interface connections for 1080i, 720P, 480P and 480i.This set has two DVI-Inputs, DVI 1 and DVI 2.(9) IR BLASTER: These outputs allow control of external equipment via IR when using the AV Net feature.

10

(1) ANTENNA INPUT / OUTPUT: A both Main and Sub Picture. B only Sub Picture. Out to Converter loops Antenna A out while set is in Antenna B mode.(2) AUDIO / VIDEO INPUTS: 1, 2, 3, 4 and 5. S-Video for inputs 3, 4 and 5 only.(3) MONITOR OUT: Video and Fixed Audio outputs. S-Out only available with S-Inputs.(4) OUT TO HI-FI: Variable Audio outputs.(6) S-VIDEO INPUTS 3 and 4:(7) Y Pr/Pb: For inputs 1 and 2. Input 2 will also accept composite video on the Y input without a Pr plug. Also accepts Y Cr/Cb NTSC 480i.(8) DVI-HDTV IN: Accepts Digital Video interface connections for 1080i, 720P, 480P and 480i.(11) OPTICAL OUT: Used to connect to equipment with optical audio inputs. This is DVD Digital Audio.

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L)AUDIO

INPUT 2


R VIDEOINPUT 4

(MONO/L) S-VIDEO

R VIDEOL S-VIDEO

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FI OPTICAL OUT

Digital Audio

1 2 8 7

634

DP-33W REAR PANEL (W500 Models)

11


DP-33W 46W500

DVD PLAYER TROUBLESHOOTING

SECTION 9


BLANK PAGE

Ensure that connectorsPVS1, PVS2 and PVT are OK.

Ensure that Y Pb/Pr at pin3, 5, 7 of PVT are OK

Ensure that Y Pb/Pr at pin10, 12, 14 of IU01 are OK

Connect them Properly


START


Terminal PWB Defect

Check pin 1 and 28 for 5V5V OK, IU01 Defect

CU01, CU02, CU03 Defect

DVD Loader Defect

Ensure that pins 12, 14 and 16 of PAA2 are OK.

Ensure that EAA1 andEAA2 are connected.

Ensure EAA1 goes to PAA1Ensure EAA2 goes to PAA2

(5) No DVD Picture DP-33W

NG

OK

NG

OK

OK

NG

NG

NG

OK

OK

OK

NG

All checks on the DVD Power Supply PWB

No 5V check DU13, LU01, LU95, IU95

(6) No DVD Analog Audio DP-33W

Alvie W Rodgers

Page 09-01

START


Ensure that L and R at pin9, 11 of PVT are OK

Ensure that L and R at the baseof QU05 and QU06 are OK




Terminal PWB Defect

QU05 and QU06 Defect

DVD Loader Defect

DVD Loader Defect

Ensure that there is more than2.7V at the base of QU01 and QU02

Ensure EAA1 goes to PAA1Ensure EAA2 goes to PAA2

Components of L or Rrails are missing.

Ensure that L and R at pin2 and 6 of IU03 are OK

IU03 Defect

Ensure that EAA1 andEAA2 are connected.

Ensure that L and R at pin4 and 6 of PAA2 are OK

(6) No DVD Analog Audio DP-33W

NG

OK

NG

OK

OK

NG

NG

OK

OK

OK

NG


OK

OK

NG

NG

NG

Alvie W Rodgers

Page 09-02

START


Ensure that SPDIF at pin 3of PVS2 is OK

Connect it Properly

Connect it Properly


Signal PWB Defect

LU06 Defect

DVD Loader Defect

Ensure that SPDIF at pin 1of LU06 is OK

Ensure that EAA2is connected.

Ensure EAA2 goes to PAA2

Ensure that SPDIF at pin 1of PAA2 is OK

Ensure that SPDIF at base ofof QU07 is OK

QU07 Defect

RU13 is missing.

NG

OK

OK

NG

NG

OK

OK

OK

NG


OK

OK

NG

NG

NG

(7) No DVD Digital Audio DP-33W

Alvie W Rodgers

Page 09-03

START

1

IU96 / IU95 / IU94 / EU91 orother power circuits defective

Protection circuit defect.QU93, QU91, QU92

Is there 1.5V, 3.3V, 5V and 9V atPAA1, PAA2 and PVS2 connectors?

Apply 120V AC to PPV connector

Apply +5V at pin 2 of PVS1 connector.Connect 2.2K ohm resistor between pin 2 and 3.

Connect 1K ohm between QU93 base and GND.

Remove 1K ohm between QU93 base and GND.

Is the 1.5V, 3.3V, 5V and 9V shut down?

(8) DVD PWB Ass'y Operation Check a)DVD Power Supply Check

1.5V PAA1 Pins 1, 2 33.3V PAA1 Pins 4, 5, 17

5V PAA2 Pin 25V PVS2 Pin 1

No

No

Yes

Yes

This simulates Power On

This simulates a Shut Down EventRelay SU91 should turn off.

5V PAA1 Pins 139V PAA1 Pins 14, 15

(8) DVD PWB Ass'y Operation Check b)DVD Control Check

DP-33W

Alvie W Rodgers

Page 09-04

Apply 3.3Vp/p 500Hz square wave topin 1 of PAA2 connector.

Apply 3.3V, 0V and open to pin 17 of PAA2connector sequentially with 1s interval.

Is there 3.3V p/p +/-20% 500Hz square wave atpin 22 of PAA1 connector?

Apply 3.3Vp/p 500Hz square wave to pin 4 of PVS1 connector.

Apply 3.3Vp/p 500Hz square wave to pn 16, 18, 19and 21 of PPA1 connector.

1

Is there 3.3V p/p +/-20% 500Hz square wave atpins 6, 7, 9 and 10 of PVS1 connector?

Does the voltage vary 3.3V, 0V and 1.7V with 20%tolerance sequentially at pin 1 of PVS1 connector?

Is there 3.3V p/p +/-20% 500Hz square wave atpin 3 of PVS2 connector?

2

IU02 defectiveLevel Shifter

IU02 defectiveLevel Shifter

Aspect circuit path defectDU07, RU14, RU15, RU16, DU19

SPDIF circuit path defectDU11, DU12, RU13, CU43, QU07, RU76, DU17, DU18, RJ19, LU06

(8) DVD PWB Ass'y Operation Check b)DVD Control Check

No

Yes

No

Yes

No

Yes

No

Yes

16 = Enable18 = Data19 = PWRCON21 = Clock

Open = No ConnectionPin 17 = Aspect

Pin 1 = SPDIF

(8) DVD PWB Ass'y Operation Check c)DVD Audio/Video Check

DP-33W

Alvie W Rodgers

Page 09-05

Apply 3.3V to pn 3, 5 and 7 of PPA2 connector.

Apply 1Vrms 1Khz audio signal to pins 6 and 4 of PPA2 connector.

Is there 2V p/p +/-20% Y signal atpin 3 of PVT connector (without Termination)?

Apply 480I Y/Pr/Pb 100% Color Bar signal topin 12, 14 and 16 of PAA2 connector.

Y should be 1V p/p at pin 12.Pr/Pb should be 700mV p/p at pins 14 and 16.

Is there 1.4V p/p +/-20% Pr/Pb signal at pin 5 and 7 of PVT connector

(without Termination)?

Is there 1.5Vrms +/- 20% 1Khz audio signal at pins 9 and 11 of PVT connector?

End

2

IU03 defective

IU01 defective

IU01 defective

(8) DVD PWB Ass'y Operation Check c)DVD Audio/Video Check

No

No

Yes

No

Yes

Yes

DP-33W

Alvie W Rodgers

Page 09-06

SIGNAL PWB

I001Micro

DVDPLAYER

DVDPLAYERFRONT

CONTROL

FRONTCONTROL

PWB

I501

FLEXCONV.

TERMINAL PWB

IV01 IY04

AC

DP-33W DVD INTERFACE BLOCK DIAGRAM

Video Video Video

IA01Audio Audio Audio

Power/Def PWB

IAA1AudioOut

Audio

Spk

Spk

CRT

CRT

CRTSDVD PLAYER

POWER SUPPLY PWB

IU01

IU03

IU02

Play, FFREW, StopEject, Pause

Play, FFREW, StopEject, PauseIR

DVD Power Control, Clock,Data, Enable, DVD IR.

YPr/Pb Y Pr/Pb

R

G

B

L

R

YPr/Pb

YPr/Pb

L/RL/R

Rainforest

PAGE 09-07

DVD YH

DVD Pb

DVD Pr

DVDPLAYER

IY04MAIN


Main Y OutQY22

QY23

QY24

U401FC4UNIT

3

4

5

Q401

Q402

Q403

18

16

20

6766 68

I501RGB

Processor

Pr1In Y1InPb1In

Pr 2 In

Y 2 In

Pb 2 In

13

12

14

R Out

B Out

G Out

To CPTPWBs

23

22

24

PST2

38

40

37

PFC1

PFC2

28

30

29

D-Sync 1/Y3/ G In

Cb/Pb B In

Cr/Pr R InQV35

6 D-Sync 2 In

MAIN

Main Cr/Pr Out

Main Cb/Pb Out

RAINFOREST IC

419

TERMINAL PWB SIGNAL PWB

FLEX CONVERTER

IV03 SelectorY/Pb/Pr

Main Pb-Out 2

Main Y-Out 2 44

42

Main Pr-Out 2 40

63

61

60

Q505

Q506

Q507

Pr Out

Pb Out

Y Out

Q508 Q

509 Q510Y

Pb

Pr

55

53

57

QV34

QV33

NTSC Y In

S-In Y In

7

9

5

PSCQ537~40

Q541~44

Q545~48

1080I Flex Bypass

Y

Pb

Pr

PAT

3

5

7

IU01

12

14

10

DVD YH

DVD Pb

DVD Pr

PAA2

12

14

16

18

20

16

PVT

3

5

7

DVD POWER PWB

Cabinet Space

DP-33W Chassis Only DVD Video Signal Path

PAGE 09-08

DVDControlPWB

SCL3SDA3

PAS1

DP-33W Chassis Microprocessor Data Communications

IOO1Micro

2831

SCL2SDA2

SIGNAL PWB

FCEnableI010

Level Shift

1854

PST2

2930

SCL1SDA1 IOO3

EEPROM

56

SDA1

SCL1

Terminal PWB

3413

FCData 51

SDA2I501Rainforest

Sweep Cont. 30

28SCL2

IY013D-Y/C

12

15

14

SDA1

SCL1

FC Clock

FCData FC04FLEX

&PinP

PFC1

FC Enable1211

10

U401

16146

15Data / Key Out 2 52 4

5

2Clock / Key Out 1 53

SDA1

SCL1

IV03Y Pr/Pb

SELECTOR

26 27

IY04 MainVideo/Chroma

Y Pr/Pb SW

13 14SDA2

SCL2

U301TunerMain

5 SDA2

SCL24

4 SCL2

SDA25

SDA2

SCL2

Main/PinP

DVD Data In 66 6DVD Clock 65 9

10DVD Pow Cont 69DVD Enable In 67 7

PAGE 09-09

3940

455DVD IR Out

SDA1

SCL1

4647

1617 SDA3

SCL3

33

IV01A/V SelectSCL1

SDA1

IY03 SubVideo/Chroma

Y Pr/Pb SW

13 14

IV11DAC

14 15

DVD POWER PWB

U302TunerPinP


Timer Lo Hi

TV On Hi Hi

When the Timer is set for an unattendedRecording, the Set turns on the Tuner and

allows the "Video Out (Monitor out) tobecome active so that a recording can be

made without turning on the entire set.

PVS1

6

5

9

7

11189DVD Aspect 1

PAA1

18

21

19

16

22

IU02Level Shift

16

14

12

18

11

4

6

8

2

8

PAA217

DVD PLAYER

Data

Clock

Pow Cont

Enable

Remote

Aspect

IA01Audio Control

14

13

7980

Power Key InIR In

9490

AD Key InDVD Key In

PFS PFA1 PFV1

48

311 1 1

Ft. Control PWB

Function Keys

IR Receiver

Power Button

FunctionKeys

DVD ControlPWB

DVDPLAYER

PAT9

11

IU03

2

6

DVD R

DVD L

PAA24

6

1

7

PVT11

9

DVD POWER PWB

Cabinet Space

DP-33W Chassis Only DVD Audio Signal Path

PAGE 09-10

QU06

QU05

DVD R

DVD L

DVD L

DVD R

V5

Front Control

PFT1

5

4

Right

Left 12

2

IV08

Y1

YO X1

XO

13

1

IV01A/V

Selector

See Page 04-02for continuation

23

1725

14

15

11

10Hi DVD

Lo V5

R

L

X

Y

DP-33W DVD PLAYER TROUBLESHOOTING and REMOVAL PROCEDURE

PAGE 09-11

The picture below shows the 46W500 with the front speaker grill removed. The Speaker grill simply pulls off in the forward direction. The DVD player is located on the front right hand side, just below the screen. If the Open/Close button is pressed with the set turned off, the set will turn on and enter the DVD player screen. If the set is on and the Open/Close button is pressed, the set will enter the DVD player screen.

The picture below shows a close up view of the DVD player and the escushions surrounding the player that must be removed to gain access to the DVD player.


PAGE 09-12

The picture below shows the DVD player Front Controls dropped down. This allows access to to the top Left hand screw to remove the DVD player.

The picture below shows a close up view of the DVD player and the escushions surrounding the player that must be removed to gain access to the DVD player.


PAGE 09-13

The picture below shows the screws to remove after the front escushion has been removed to remove the DVD player.

The picture below shows the DVD player dropped down with it's connectors identified. Use the Flow Charts to identify locations for testing.


PAGE 09-14

The picture below shows the DVD player removed and separated from the PTV.

The picture below shows the DVD player removed and viewed from the top. Note the Screws to remove the Top cover and to separated the DVD player from the Power Supply PWB be-low.


PAGE 09-15

The picture below shows the DVD player removed and viewed from the top. Note the Screws to remove the Top cover and to separated the DVD player from the Power Supply PWB be-low.

The picture below shows the top cover removed. It reveals the DVD player ribbon cables. These cables must be removed to separated the DVD player from the Power supply PWB. Note the Black Arrow. This Ribbon cable does not need to be removed. It is from the Optic assembly.


PAGE 09-16

The picture below shows the screws to remove to separated the DVD Player from the Power Supply PWB below. NOTE: The three screws holding the DVD Player to the metal frame have nuts on the bottom. Do not remove these screws.

The picture below shows the screws to remove to separated the DVD Player from the Power Supply PWB below. NOTE: This picture is showing the screws on the bottom side of the DVD Player.


PAGE 09-17

The picture below shows the DVD Player separated from the Power Supply PWB.

The picture below shows the DVD Player Power Supply PWB. This also identifies key com-ponents on the Power Supply PWB.


PAGE 09-18

The picture below shows the DVD Player Power Supply PWB separated from the DVD Player. This allows access to the connectors and for Troubleshooting the Power Supply. Re-turn to the DVD player Troubleshooting Index to see Flow Charts. This picture shows how to check for AC applied to the Power Supply PWB. Other checks can be made this way and access to the check points are made much easier with the Power Supply separated from the DVD player.

By plugging in the PPV connector AC is applied and the on board power supply can operate. The PVS1 must also be connected so that STBY +5V (from the PTV) can be applied to pin 2. Or an external +5V can be used. Note: Pins 5 and 8 of PVS1 is used as ground. To turn on the Power Supply, apply a 2.2 K ohm resistor between pin 2 (+5V) and pin 3 (Power On 3). This simulates a Power On command from the PTV microprocessor. This will activate the relay driver (QU94) to turn on the DVD power supply. At this point, check the following voltages. DVD +9V: PAA1 connector pin 14 and 15. This checks IU96. DVD +5V: PAA1 connector pin 13. This checks IU95. DVD +1.5V: PAA1 connector pin 1, 2 and 3. This checks IU94. DVD +3.3V: PAA1 connector pin 4 and 5. This checks EU91 protector. (See Flow Chart on page 09-04 for further details). Also see Flow Chart on page 09-01 for no DVD Picture check. Also see Flow Chart on page 09-02 for no DVD Analog Audio check. Also see Flow Chart on page 09-03 for no DVD Digital Audio check. Also see Flow Chart on page 09-05 for DVD Control Signal check. Also see Flow Chart on page 09-06 for DVD Audio/Video check.

Alvie W Rodgers

Click to view page.


THINGS YOU SHOULD KNOW

SECTION 10


BLANK PAGE


Table of Contents for Things You Should Know

Mar 2005 (ver q) Materials prepared by Alvie Rodgers C.E.T.

TOPICS PAGE

SECTION (10) THINGS YOU SHOULD KNOW:

• 01 Noise, Interference, Lines in the Picture, usually at turn on ------------------------------- 10-01

• 02 ATSC Reception Problems ----------------------------------------------------------------------- 10-01

• 03 Lead Free Solder beginning in 2004 ------------------------------------------------------------ 10-02

• 04 Fan Part # GS00822: In Digital Module ------------------------------------------------------- 10-03

• 05 Did you know there is a Screen Saver in sets with a Photo Card Reader? ----------------- 10-03

• 06 CRT Part Number Change on the 51S700 ---------------------------------------------------- 10-03

• 07 How to do a Soft Ware Upgrade on the ATSC Digital Module. ---------------------------- 10-03

• 08 What to do if the DVD Door Hangs on the DP-33W 46W500 ------------------------------- 10-06

• 09 How to Troubleshoot Digital Convergence Problems. --------------------------------------- 10-07

• 10 CRT- I need to Change All Three CRTs, what to do. ---------------------------------------- 10-10

• 11 What Equipment Can I Use to Generate an HD signal? ------------------------------------ 10-11

• 12 Does the Fan in the Digital Module Run all the time? --------------------------------------- 10-11

• 13 The DCU appears dead, no convergence correction? ---------------------------------------- 10-12

• 14 Picture Dark, Abnormal, Changing Color Temperature. --------------------------------- 10-12

• 15 The Model and Serial Number is on the Front Right Hand Side. ------------------------- 10-13

• 16 DVI Input from Cable Box Causes Error Message On Screen -------------------------- 10-13

• 17 Sony Memory Stick Pro is Not Compatible Photo Memory. -------------------------------- 10-14

• 18 Pop Heard on DP-36 when turning set on in Antenna C. -------------------------------------- 10-15

• 19 Using Cut Off to check for a Bad CRT --------------------------------------------------------- 10-17

• 20 Some VGA to Component adaptors cause sync problems ----------------------------------- 10-17

• 21 Horizontal Lines at the Corners ----------------------------------------------------------------- 10-18

• 22 About Your TV Info. Missing on Menu -------------------------------------------------------- 10-19

• 23 Color Flashes, Loss of Sync XY06 -------------------------------------------------------------- 10-26

• 24 Power Light Stays On, Magic Focus may Start when set Powered Off -------------------- 10-26

• 25 Magic Focus Runs when the Power is Turned Off -------------------------------------------- 10-26


BLANK PAGE

DP-3X THINGS YOUR SHOULD KNOW

PAGE 10-01

(01) Noise, Interference, Lines in the Picture, usually at turn on. When the set is first turned on, there may be lines in the picture. These line will be very small and faint. Looks like interference. Usually you can hear a faint sizzle if the room is quite. Remove the Anode leads from there wire ties. Then, take hold of the anode leads approximately 8 inches away from the CRT and slightly wiggle the cable while applying very slight pull and push pres-sure. If the problem quits, this is the CRT anode cup that will have the problem. The fix is to remove the an-ode lead, clean the entire area of it's silicone. And replace the silicone and Anode lead. Use the following kit which includes a tube of silicone and anode lead. Part Number: H890411 (02) ATSC Reception problems: Important information to gather when encountering a customer with ATSC reception problems. Please gather all information listed below before calling for Technical Assistance. (See below for contact information).

1. Make sure we are dealing with Ant C only, please. 2. Model and serial number...By the way, we are placing ALL model and serial

numbers on the right hand side of the units. 3. Did the customer run auto programming? Please run auto programming again just in case. 4. Signal strength on this channel? Available through customer menu. 5. What kind of antenna are they using? Rabbit Ears? Roof antenna? Are they using antenna ro-

tor? Cable? 6. What is the Software version? This is available through the customer menu. 7. What channel is having the problem? Digital channels are a main channel and a sub channel,

always displayed as : 25-1 or 25-2 and 25-3, 25-4, etc,. Please ask for all sub channels available, sometimes there are more than one or two.

8. Do they know it's respective channel on analog format (NTSC)? Is the analog channel coming in ok? Just to give you an example: San Diego channel 8 NTSC is equal to channel 25-1 ATSC, when you do auto programming, you will see 8-1 on TV OSD, but you can also enter: 25-1 and you will also get to the same 8-1 digital channel. We all must be very familiar with this fact in order to see if we can select the channel directly, without the need to do auto programming. See www.trasmitter.com for state by state listing of analog/digital equivalency table, their location and their power.

9. What is the stream reception format? You will see: 480i, 480p, 720p or 1080i on the upper section of the OSD when receiving.

10. What is the Channel content? Is this ABC, CBS, PBS? And station identification is needed, like WYCN TV Channel 5 or whatever.

11. Try to contacted the Local Station? Explain the problem to the engineer. They may be able to investigate and make some corrections. If you did speak to someone at the station, whom did you talk to? Name and phone number or e-mail address?

12. Local stations are starting to provide a feedback for their customers mostly through a web page....They always want to know if customer are receiving the Digital Channels and are al-ways looking forward to get feedback.

13. Try PIP and make sure the PIP channel is also the same channel as the one they are trying to receive with Ant C.

14. Describe problem and if possible, send a picture/drawing or a video. 15. Is sound OK? 16. Customer name and phone numbers, please.

Once this information is gathered, please contact Hitachi Technical support (see below) and provide all information gathered. Phone: 800-393-2369 (Authorized Servicers only) Phone: 619-591-5352 (Non-Authorized Servicers only) FAX: 619-482-8045 EMAIL: [email protected]



PAGE 10-02

(03) Lead Free Solder beginning in 2004. 2004 product will use lead free solder (unleaded) to help preserve the environment. Please read these instructions before attempting any soldering work. Caution: Always wear safety glasses to prevent fumes or molten solder from getting into the eyes. Lead free solder can splatter at high temperatures (140 degrees F) . Lead free solder indicator Printed circuit boards using lead free solder are engraved with an "F". Properties of lead free solder The melting point of lead free solder is 104 ~ 122 degrees F. higher than leaded solder. Servicing solder Solder with an alloy composition of Sn-3.0Ag-0.5Cu or Sn-0.7Cu is recommended. Although servicing with leaded solder is possible, there are a few precautions that have to be taken. (Not taking these precautions may cause the solder to not harden properly, and lead to consequent malfunctions.) Precautions when using leaded solder Remove all lead free solder from soldered joints when replacing components. If leaded solder should be added to existing lead free joints, mix in the leaded solder thoroughly after the lead free solder has been completely melted (do not apply the soldering iron without solder). Servicing soldering iron A soldering iron with a temperature setting capability (temperature control function) is recommended. The melting point of lead free solder is higher than leaded solder. Use a soldering iron that maintains a high stable temperature (large heat capacity), and that allows temperature adjustment according to the part being serviced, to avoid poor servicing performance. Recommended soldering iron: Soldering iron with temperature control function (temperature range: 320-450 degrees F . Recommended temperature range per part:

The PWB assembly which will used lead free solder SIGNAL PWB, VIDEO PWB, JOINT PWB , AUDIO PWB, FILTER PWB, LED,RECEIVER PWB, TACT SW PWB, SPEAKER terminal PWB.


Part Soldering iron temperature

Mounting (chips) on mounted PCB 608 +/- 86 degrees F

Mounting (chips) on empty PCB 716 +/- 86 degrees F

Chassis, metallic shield, etc. 788 +/- 86 degrees F


PAGE 10-03

(04) Fan Part # GS00822: In Digital Module • The below chassis utilizes a Digital Module which contains many sophisticated circuits. A cool-

ing fan is utilized in all Digital Modules (ATSC). It is normal for the customer to hear air circu-lating and the fan running if the room is quiet. This can be compared to a computer cooling fan as they are very similar. The customer may not be aware of the fact that his or her projection television has a cooling fan incorporated. Please educate the customer with this information. Do not assume that just because the customer can hear the fan that there is a problem with the fan. Only if the fan produces a grinding or ticking sound should it be considered to be de-fective.

• DP-36 51S700, 57S700 and 65S700 • DP-38 57T750 and 65T750 • DP-38D 57X750 and 65X750

(05) Did you know there is a Screen Saver in sets with a Photo Card Reader? The following Note is in the Owner's Manual for Models with a Photo Reader:

• NOTE: 1. Contrast will decrease automatically if stationary images such as digital still photos are left on the screen for more than 3 minutes.

This screen saver will make the picture look dark and almost without color. If the customer isn't aware of this feature and/or haven't read their Owner's Manual (Operators Guide), they may mistake this for a problem. A button must be pressed on the Remote Control to deactivate the Screen Saver. This Screen Saver will remain in effect even if the pictures are changing. Example: During Slide Show. Of course this is to prevent burning an image into the CRTs by a stationary image. This is normal op-eration. (06) CRT Part Number Change on the 51S700 The CRT "Short Neck" tube part number are incorrect in the service manual. Please change.

Old New UE22301 UE20461 UE22302 UE20462 UE22303 UE20463

(07) How to do a Soft Ware Upgrade on the ATSC Digital Module. Preliminary Procedure: Note: MMC = Multi-Media Card (Page 1 of 3) Gain access the rear of the TV. In-sert the MMC (Figures 1 and 2) into the Multi Media Card slot as shown in Figures 3 - 6. Push the MMC in un-til you hear a click, indicating the MMC is properly inserted.

Top View - MMC (Figure 1) Bottom View - MMC (Figure 2)

Example of Soft-ware Version Note: Software Ver-sion number will vary in accordance to the Version Re-leased. Your Ver-sion may be differ-ent than the one shown.



PAGE 10-04


Rear View - TV Jack Panel (Figure 3) Close Up View - MMC Slot (Figure 4)

Pr Pb Y

R (MONO/L)AUDIO

DVI-HDTV

INPUT 1

R VIDEO

R (MONO/L) AUDIOINPUT 2


INPUT 4

R VIDEOL

AUDIO

MONITOROUT

Pr Pb Y/VIDEO

ANT A

ToConverter

ANT B

R

L

AUDIOTO HI-FICENTER

IN

IRBlaster

ANT C(ATSC IN)

Multi Media Card

IEEE 1394

OPTICAL OUTDigital Audio

S-VIDEO

S-VIDEO

R VIDEO(MONO/L)

MMC goes in this direction (Figure 5) MMC Fully Inserted (Figure 6)

Upgrade Procedure: Step (1) Turn the TV ON. Step (2) Using the TV Remote, Select Antenna C. Step (3) Press the MENU button on the Remote.

Step (4) Menu will appear Step (5) Press the Cursor Down button and Highlight SETUP

Setup

Locks

Ch. Manager

Audio

Video

Move Sel.SEL


PAGE 10-05

Setup

Menu PreferenceSet The ClockSet The ChannelsSet The InputsSet Event TimerSet Closed CaptionsSet Monitor OutUpgradesAbout Your TV

Move ReturnSEL

Step (6) Press SELECT on the Remote Control. Setup Menu will appear

Step (7) Cursor Down and highlight UPGRADES

Step (8) Press the SELECT button on Remote Con-trol. Upgrades Menu will appear Step (9) Cursor Down to Upgrade Now

CancelSEL

SetupUpgrades

Cancel

Upgrade Process

Upgrading Main, Please wait...

CancelSEL

SetupUpgrades

Cancel

Upgrade Process

Upgrading 1394, Please wait...

Step (10) Press the Select Button. Upgrade takes ap-proximately 2 ~ 3 minutes.

Step (11) If 1394 Upgrade necessary it will start automatically

Move ReturnSEL

SetupUpgrades

Upgrade Now

Software Version: Main V01.311394 V00.07

MMC Software Upgrade

Please Insert MMC cardbefore upgrade

Step (12) Software Upgrade Complete *If your product has already been upgraded or is the same version as the one on the MMC, this step will be by-passed. Note: The old Software Version will still appear on the screen. The updated software version will not appear until the TV is Reset. See the Next Step.



PAGE 10-06

Step (13) After Software upgrade/s have been successfully completed, please turn the power off. Then unplug the AC power cord for 15 seconds to reset the TV. Plug in the AC power cord and turn the TV on. Repeat steps 2 through 6 to check the software version for verification.


Step (14) Your software version should now show correct version number.

Move ReturnSEL

SetupUpgrades

Upgrade Now

Software Version: Main V01.261394 V01.06

MMC Software Upgrade

Please Insert MMC cardbefore upgrade

Step (15) To remove the MMC, gain access to the rear of the set. Push the card in until a click is heard, this will release the MMC and then remove the card.

NOTE: The MMC must be removed and returned to Hitachi in order to receive any future upgrades.

IMPORTANT NOTE: Are you aware that HDTV/SDTV Channels that are shown On Screen may not be the actual channel numbers that you would press on the TV remote control to tune that specific channel? In other words, what you see on the PTV Screen is called VIRTUAL CHANNEL. As and example, to receive (8-1) in San Diego (with out running auto programming in a DTV ) you will actually need to tune to channel 55. Because UHF channel 55 is were they are receiving the Digital Virtual channel 8-1. The Virtual Channel infor-mation is embedded within the data received is the Virtual Channel ID. This was decided because the Customer will know that the HDTV channel they are watching will be a known channel in their area. This will help them to recognize the channel of origin. Below is an excellent web site to visit. This can be a tool that will help you KNOW what the actual channel is when you are going to randomly select them by remote control number keys. You can just select it without a need to run auto programming (on most units ~ with exception of the WXW prior to software upgrade). http://www.transmitter.com DTV Channel Allocation for the whole USA… (08) What to do if the DVD Door hangs or gets stuck on the DP-33W 46W500

• If it's found that occasionally the DVD Door gets stuck and won't open. To fix this problem, ap-ply a small felt like plastic piece on the door according to the location shown in the pictures be-low. Part number for the SPACER is MN06355

• See DVD Section To see how to remove the DVD Player. Step 1: Remove Speaker Grill, Front Plastic piece and DVD plastic housing. Step 2: Front of the DVD Tray. Front Plastic Cabinet pieces re-moved.

Figure 1

CONVERGENCE CAN NOT BE CORRECTED

1. Convergence can not be corrected (How to Trouble Shoot)

What Color has shifted? A

DCU OUT CHECKPDS pin 20 (RH)....(*1)PDS pin 19 (RV)....(*2)

DCU OUT CHECKPDS pin 17 (GH)....(*1)PDS pin 16 (GV)....(*2)

DCU OUT CHECKPDS pin 14 (BH)....(*1)PDS pin 13 (BV)....(*2)

GreenRed Blue

OK

Which has shifted?VERTICAL line or

HORIZONTAL Line?


HORIZONTAL Line?


HORIZONTAL Line?

OK OKChange

DCU

HORIZONTALLine

VERTICALLine

NoGood

NoGood

CHECKRK45 & RK46 (RV)

CHANGEIK04 (Conv Amp)

CHECKRK41 & RK42 (RH)


HORIZONTALLine

VERTICALLineCHECK

RK53 & 54 (BV) CHANGE

IK05 (Conv Amp)

CHECKRK49 & RK50 (BH)


CHECKRK61 & RK62 (GV)


CHECKRK57 & RK58 (GH)


VERTICALLine

HORIZONTALLine

PAGE 10-07

NoGood

DP-3X CONVERGENCE TROUBLE SHOOTING

All Colors

Before begining, resolder all connections on the Convergence Output STKs

For all Resistor Values, see Page 3IK40 & IK41 p/n CZ01142 STK394-250

HC2191 p/n CS00731

CHECK DCU input (PDG)Is Voltage at Pin 4 +5V?

(Pin 2 -5V?)

OK

A

NG

CHECK DCU input (PDG)Pin 16 (V BLK)...*3Pin 14 (H BLK)...*4

CHECKDEFLECTION CIRCUITVertical Ouput V. Blk.

Produced from pin 11 of I601.NG

CHECKDCU

OK

(*Fig 1) PDC Connector Pin 20 (RH) Pin 17 (GH) Pin 14 (BH)

(*Fig 2) PDC Connector Pin 19 (RV) Pin 16 (GV) Pin 13 (BV)

(*Fig 3) PDG Pin 16 (V. BLK)

��

��

��

��

��

��

GND

Vpp = 2~5 (V)

16 ~ 17 (ms) 16 ~ 17 (ms)

16 ~ 17 (us)

Vpp = 4~5 (V)

PAGE 10-08

HC2191 p/nCS00731

ALSO CHECK: DK53 and IK02

(*Fig 4) PDG Pin 14 (H.BLK)

28 ~ 30 (us)

Vpp = 4~5 (V)

CHECK SW-7V LineD923, C940, C941

QK01, CK04, CK05

CHECK SW +6.3V LineI906, C938, IK01(+5V)

(-5V)

PPD4 pin 4

PPD4 pin 7

CHECKDEFLECTION CIRCUITHorz. Deflection H. Blk.

Produced from pin 7 of T701 and Q706.

(V Blk)

(H Blk)

Resistor Location Function

DP37/C/D 51/57/65S500

57/65T50057/65X500

DP3651/57/S700

65S700

DP33W/KA/KB46W500

46F510/46F500A

RK41RK42

RK45RK46

RK57RK58

RK61RK62

RK49RK50

RK53RK54

IC Part Number ID ID IDIK04 CZ01142 STK394-250 STK394-250 STK394-250IK05 CZ01142 STK394-250 STK394-250 STK394-250

DCU ID Part NumberUKDG HC2191 CS00731

RV 4.7 ohm

GV 5.6 ohm

8.2 ohm 10 ohm

5.6 ohm 5.6 ohm

BH 6.8 ohm

BV 4.7 ohm

6.8 ohm 6.8 ohm

3.9 ohm3.9 ohm

RH 8.2 ohm

GH 10 ohm

6.8 ohm 8.2 ohm

4.7 ohm4.7 ohm

DP-3X CHASSIS CONVERGENCE LOW OHM RESISTOR VALUESAll are 1 Watt

PAGE 10-09


PAGE 10-10


Step 3: Felt Like Plastic Piece Glued (Double Sided Sticky Tape) in place to the front of the DVD disk tray.

Figure 2

Figure 3

Felt Like Plastic Piece. (Double Sided Sticky Tape on Back.) Part number for the SPACER is MN06355

(10) CRT- I need to Change All Three CRTs, what to do? In a situation where it becomes necessary to replace all three CRTs, it may not be as big a job as first considered. There are many times in which if a couple of First steps are followed, the job may be very easy thanks to Magic Focus. IMPORTANT: You must find the reason for the CRT burn ( If this is the reason for replacing all three CRTs at once), before installing the new CRTs. Look for Deflection collapse caused by poor solder connections on the Yoke Plugs, Convergence Yoke Plugs, Vertical Output IC, Drive Transformer and/or Flyback. Make sure the H and V Sweep Loss circuit is functioning. Make sure the Yoke plugs are seated properly. Clean all Spark Gaps. Pry off the caps on top of each spark gap and clean the contacts with a thin, fine sand paper. Reinstall the caps. Solder all interconnections between the Signal PWB and the Deflection PWB. THINGS TO REMEMBER: If at least one of the defectives CRTs is properly set up (in relationship to geometry) then it can be used as a guide for setting up the new CRTs. This means you have checked that the Center is in dead center and that the lines running left to right and top to bottom are straight and all the grids are linear. Magic Focus will be your biggest friend in the process. If at all possible, do not remove all three defective CRTs at once. Leave the best adjusted CRT in place until the other two new ones have been installed and aligned. You most likely will not need an Overlay unless the set is already a mess related to geometry.



PAGE 10-11

HERE IS THE PROCESS: • After receiving the new CRTs, first determine which of the defective CRTs is best aligned. • (This doesn't matter which color). For our discussion we will say it's the Red. • Remove the Defective Green CRT. • Install the New Green CRT. • Clear the RAM. (With Power Off, press and hold the Service Only switch. The press the Power Button on

the Front Panel). Set will come on with cleared RAM. No Convergence Correction. • Loosen the Yoke on the New Green CRT and rotate it until it matches the Defective Red Vertically and

Horizontally (TILT) while looking only at the center. Don't worry if the Center isn't aligned with the Red. After adjusting the Tilt, tighten the Yoke.

• Run a string from the top left corner to the bottom right corner. • Run a string from the top right corner to the bottom left corner. (This will give you a center mark where the

strings cross.) • Now, using the centering magnet for Green, adjust Green to the center mark where the two strings cross. Re-

member that the RAM has been cleared. In this condition the Red is to the Left of Dead Center and the Blue is to the Right of Dead Center. This is normal.

• Now, Power Off the set. Then turn it back on. This will restore the previous Convergence stored data. If you checked the Red centering before all of this began, (Item 1 under Things To Remember above), then the new Green CRT and defective Red CRT centers should now match.

• Run Magic Focus. This should now return the set to proper Convergence or at least very close where only a minor touch up should be required. You can do this touch up now or wait and do it after all three CRTs has been replaced.

(11)What equipment can I use to generate an HD signal?

• Please see our web site at the following address; • http://www.hitachiserviceusa.com/service/seminars/DP0X/Questions/Questionspg2.htm

(12)Does the Fan in the Digital Module Run all the time?

• Fan Part # GS00822: In Digital Module • The Fan Runs when the Set is turned ON. This is normal. • All sets with a Digital Module (ATSC Tuner) has a Fan. • The below chassis utilizes a Digital Module which contains many sophisticated circuits. A cool-

ing fan is utilized in all Digital Modules (ATSC). It is normal for the customer to hear air circu-lating and the fan running if the room is quiet. This can be compared to a computer cooling fan as they are very similar. The customer may not be aware of the fact that his or her projection television has a cooling fan incorporated. Please educate the customer with this information. Do not assume that just because the customer can hear the fan that there is a problem with the fan. Only if the fan produces a grinding or ticking sound should it be considered to be de-fective.

• DP-36 51S700, 57S700 and 65S700 • DP-38 57T750 and 65T750 • DP-38D 57X750 and 65X750

These Fans are running when the Set is turned ON. This is NORMAL operation. These applies to ALL Hitachi units with an integrated ATSC tuner. This is, is getting to be a very important issue for all our customers. Remember, one huge difference between their previous TV sets and any of these NEW Digital Models is the fact that their previous TVs never had a fan...therefore, there was no fan noise at all!



PAGE 10-12

Now, once they notice the fan noise, some of them do not like it. First thing they do is: They call for service. Many Technicians MAY NOT be familiar with these units, therefore, they can not tell if the noise is actually normal or too noisy! Replacing the fan just to see if the noise goes away or to reduce it is just too much work and it will be for nothing....then the Customers will be disappointed to find out the noise is still there (after any of the fans/modules/or even complete TV sets were replaced). But once they hear the explanation related to the REASON why they hear this noise, they always understand. New Technology requires the use of faster processors, these processors require the use of cooling fans. Although minimal, these fans do make noise when they are running, this is "normal" operation noise. (13) The DCU appears dead, no convergence correction?

• Magic Focus doesn't run. On the Sensor PWB. Zener Diode DL-28 can short. Located off pin 12 of the PDS1 connector. If it shorts, the unit looses convergence...it looks just like the unit had a defective DCU (CS00731)..... But you can work any key, unit will do all commands. Additionally, Magic Focus button and or Magic Focus option from R/C will do absolutely nothing, no effect. Now, if any of the other zener diodes on the Sensor PWB, DL01 thru DL08 is shorted, the unit will go through the motions as if doing Magic Focus, but it will not finish and it will display ERROR 3. Please Make a Note:

Any Error Code 3 because of a Magic Focus Sensor can be caused by one of these Zener Diodes DL01 ~ DL08 in units with EIGHT sensors.

• If your working on an older chassis, like any unit with 4 sensors, sensor lines zener diodes are: DL01, DL02, DL07 and DL08.

This should be easy to confirm just by measuring continuity from PDS1 connector pins 1 thru 12. See, in this case, DP-37D, if pin 4 shows shorted to ground, it means DL06 must be shorted. PDS1 pin configuration changes from chassis to chassis. This problem may be present on any chassis from DP-1X through DP-3X.

(14) Picture Dark, abnormal, Changing Color Temperature.

• Clean the Spark Gaps on each CRT PWB. Remove the Cap, clean the contacts with thin fine sand paper, blow out, reseal.


PAGE 10-13

Figure 1 shows the location of the Model and Serial Number tag. This can be seen without moving the set or requiring any disassembly.

Figure 3 shows the actual location of the Model and Serial Number tag. This can be seen without moving the set or requiring any disassembly. This picture is actually of an LCD Projection set, but the location is the same for all classes of PTVs.

Figure 2 shows the a Close Up of the Model and Serial Number tag.

(16) Using DVI and a Cable Box, some HD signals give an Error Message: ERROR NOTICE: DVI Interface with some Cable Boxes. When selecting some HD Channels, the notice reads as follows: "The HD content protection on your display has been compromised. Please use the Y Pb/Pr Outputs for your HD connection". Or "Monitor Does not support HDCP" or “Lower Resolution” or “Snow”. The warning will show up at power on and will remain there if left alone. EXPLANATION: "This is not a problem with the Projection Television". With the addition of Digital transmission, many avenues of private digital data and usage privileges are being incorporated into the transmission stream. During this age of HD infancy, these codes are being manipulated and can generate this situation. HDCP is the issue here. Please contact your local cable operator for additional information. A temporary work-around is to disconnect and reconnect the DVI cable between your cable box and TV. Your patience is appreciated until this issue can be resolved by the cable operator. NOTE: Both the TV and the Set Top Box Must Be ON.

Figure 1

Figure 2

Figure 3

(15) The Model and Serial Number is on the Front Right Hand Side for easy access.


PAGE 10-14

(17) PHOTO MEMORY STICK PRO ISSUE: The Memory Stick Sony Memory Stick Pro....doesn't' work. The regular Sony Memory Stick will work with no problems. Our units WILL NOT read the Pro version. Memory Stick PRO compatible devices will have the corresponding "PRO" Logo indication near the media slot, Hitachi does not have this LOGO. If you'd like more information, please navigate to www.memorystick.com/en/support/faq.html and look at Item (7).

DP-36 CHASSIS ADJUSTMENT SPECIFICATION CHANGES.

CORRECTION for DP-36 LOUD POP AT TURN ON WHEN ON ANTENNA C

(1) Enter Adjust Mode OSD With Set Off, Press [POWER] and [INPUT] on the Control panel. When High Voltage is Heard, release both buttons. Service Menu appears on screen.

POWER + Input

ADJUST MODE XXXXXX

SERVICESUB BRIGHTWHITE BALANCE

G DRIVE(HIGH)R DRIVE(HIGH)R CUTOFF(HIGH)G CUTOFF(HIGH)B CUTOFF(HIGH)

H POSITIONV POSITIONFACT RESET

**************

(2) E2PROM Edit Mode is on the Adjust Mode 2nd page.

• Thumbstick down below FACT RESET to reveal the 2nd page of the Service Menu.

• Highlight E2PROM edit and press the Thumbstick Right button to reveal the E2PROM edit menu.

• Change Address by Thumbstick Up / Down but-ton.

• Change Data by Thumbstick Right / Left button. • Press SELECT button to set data after each and

every change.

Thumbstick Down To 2nd page.

SUB CNTOSDAFCMEMORY INTI2C OPENP MODE ADJE2PROM edit

ADJUST MODE

** ADDRESSDATA

E2PROM edit

****

Thumbstick down and Select E2PROM edit and Press The Thumbstick Right → Button. E2PROM Menu appears. After making Data changes, Press EXIT key to return to main Service Menu.

(3) EEPROM EDIT DATA CHANGES Refer to ROM Correction Data Table on 2nd page Thumbstick down to locate only the addresses that have data shown in the table on the 2nd page and make Data changes according to the Table for each address. Press Select after each and every change in data value.

(4) ROM CORRECTION After making all corrections to Data. *Refer to Rom Correction Data Table on page 2. Exit the EEPROM Edit Menu by pressing EXIT button. Exit the Service Menu by pressing the EXIT button. Unplug set then reapply AC power to execute ROM CORRECTION.

• Change Address by Thumbstick Up/Down button. • Change Data by Thumbstick Right/Left button. • Press SELECT button to set data after Each and

every change in Data.

Page 10-15

ＤＤＤＤ-３３３３6 ROM Correction for ＶｅｒＶｅｒＶｅｒＶｅｒ.００００.３５３５３５３５ DATA TABLEVer OSD：ＶＶＶＶ353

”Countermeasure of Loud Pop At Turn On on Digital CH Antenna C”Addr. Data Addr. Data0xA00 00 Base Version(upper) 0xA400xA01 23 Base Version(lower) 0xA410xA02 01 New Version(upper) 0xA420xA03 61 New Version(lower) 0xA430xA04 0xA44 00 Correct Address(upper)0xA05 0xA45 0F 〃〃〃〃0xA06 0xA46 21 Correct Address(lower)0xA07 0xA47 9F 〃〃〃〃0xA08 0xA48 00 Exit Adderss(upper)0xA09 0xA49 0F 〃〃〃〃0xA0A 0xA4A 21 Exit Adderss(lower)0xA0B 0xA4B A0 〃〃〃〃0xA0C 0xA4C 25 Program Data length（（（（byte））））0xA0D 0xA4D C4 Check Sum0xA0E 0xA4E B6 Program Start0xA0F 0xA4F FF0xA10 0xA50 7E0xA11 0xA51 BF0xA12 0xA52 210xA13 0xA53 1F0xA14 0xA54 7E0xA15 0xA55 2B0xA16 0xA56 F80xA17 0xA57 FA0xA18 0xA58 5B0xA19 0xA59 8E0xA1A 0xA5A 6A0xA1B 0xA5B 130xA1C 0xA5C 720xA1D 0xA5D A20xA1E 0xA5E 9C0xA1F 0xA5F FD0xA20 0xA60 C60xA21 0xA61 E90xA22 0xA62 0C0xA23 0xA63 0C0xA24 0xA64 6A0xA25 0xA65 090xA26 0xA66 7E0xA27 0xA67 9F0xA28 0xA68 210xA29 0xA69 1F0xA2A 0xA6A FC0xA2B 0xA6B 090xA2C 0xA6C 220xA2D 0xA6D 0F0xA2E 0xA6E FC0xA2F 0xA6F A90xA30 0xA70 210xA31 0xA71 0F0xA32 0xA72 82 Program End0xA33 0xA730xA34 0xA740xA35 0xA750xA36 0xA760xA37 0xA770xA38 0xA780xA39 0xA790xA3A 0xA7A0xA3B 0xA7B0xA3C 0xA7C0xA3D 0xA7D0xA3E 0xA7E0xA3F 0xA7F

Alvie W Rodgers

Page 10-16

Alvie W Rodgers

Only change Data Values for Addresses in Blue. DO NOT change any other Data Values.

Alvie W Rodgers

After Changes, Software Version will change to 353 on the Service Menu.


PAGE 10-17

(19) Using the Cutoff Adjustment to check for a bad CRT. • Symptoms: (Also Item 14 see Spark Gap problems)

• Color Temperature changes. • Picture Flickers. • Brightness fluctuations.

Did you know that you can check for a defective CRT (internal grid shortage) by looking closely at the single horizontal line while in the Cut-Off adjustment mode?

In this mode, the Vertical is collapsed so the Service Technician can adjust the Cut-Off level of each CRT. (Note: This determines the Life Span of the CRT. If this adjustment is too bright, the Tube Life is shortened).

PROCEDURE:

Enter the I2C Service Menu and Select the SERVICE adjustment by using the cursor down and then press cursor right. Vertical will collapse.

• (See CutOff adjustment procedure in DP-2X Web).

While looking at the single colored line, look at any color to see if it's blinking or flickering. If it is, the CRT needs to be replaced. The Room should almost dark to make the line easier to see. You may have to turn the Screens up slightly to see the line more clearly. Remember, the line should be just barely visible.

If a Color can't be turned completely off, this too indicates a defective CRT and can quickly identify when CRT is bad.

Replace the defective CRT.

(Note: This isn't related to the Digital Convergence Grid. The Cursor (adjustment point) will blink in this mode and this is normal).

(20) Some VGA to Component Adaptors can cause No Picture or Sync Problems.

• Some Set Top Boxes do not have Component Outputs. They have VGA outputs. In this case, a VGA to Component adaptor will be needed. Some of these adaptors can cause a problem if they do not have Tri-Level sync outputs.

• They may cause other problems as well, like Horizontal Shift or unstable pictures. • Please remove the VGA to Component adaptor and test the Component inputs by using a

Component generator directly into the Component inputs to verify. • Please see the VGA to Component adaptor recommendations on the HD Generator sugges-

tion page. Note: If a Component Source isn't readily available, use Composite Video input into the "Y" jack. Insert a dummy RCA jack into the "Pr" plug to force the set into the Com-ponent Mode.

The signal will be black and white, but the picture content (other than color problems) can be checked.

(21) Horz Noise Lines at corners46F510. 46F500A

*Note: C730 is assembled fromQ703 collector to ground and/or Q701 Base to Ground

*Note: C730 assembly must be at ~90 degIn order to prevent some jitter noise.

Alvie W Rodgers

Page 10-18

ISSUED DATE 9 / 20 I 04 SUBJECT: “About your TV” data installation for DP-3X Page 1 of 7 I. APPLICATION: Model: All DP-3X PTV 2003-4 Chassis: All DP-3X Chassis II. DETAIL:

When a new DP-3X Signal PWB or EEPROM is change by a Service technician the original data for the OSD information “ABOUT YOUR TV” option is not set into the chassis EEPROM, because this information is entered by the Production line jigs, according to the model in which the chassis is used. Ill. PROCEDURE TO ENTER THE CORRECT DATA IN THE EEPROM:

In order to input the correct DATA for the model that is repair please follow the next procedure to input the DATA for the specific model.

(1) With Power Off, press [POWER + INPUT] buttons on the control panel to enter the Adjustment mode.When High Voltage is heard, release both buttons.

(2) Press MENU button to enter next page.(3) Select "EEPROM edit" using buttons and Press the button to enter EEPROM edit Mode.

ADJUST MODE XXXXXXX

**************

SERVICESUB BRIGHTWHITE BALANCEG DRIVE (HIGH)R DRIVE (HIGH)R CUTOFF (HIGH)G CUTOFF (HIGH)B CUTOFF (HIGH)H POSITIONV POSITIONFACT RESET

ServiceMode

ADJUST MODE

**SUB (TV-S)OSDAFC/CLOCK TESTMEMORY INITI2OPENE2PROM EditP Mode Adj

ADDRESSDATA

E2PROM edit

****

Press MENU buttonto go to 2nd page

Cursor Down toE2PROM EditPress thekey

Press EXIT keyto Return

Change Address by using the buttons.

Change Data by using the buttons.

Press SELECT button after each data changeto save the data.

With Power OffPress INPUT and POWER.When High Voltage is heard,Release both buttons.

Press EXIT keyto Return

Press EXIT keyto Return to NormalMode

(4) Start by pressing the key. This will bring up the last Address quickly. Select the address usingthe buttons and using buttons to change the DATA value.Press SELECT button to save the DATA in the memory. After all the DATA has been input exit theservice menu by pressing EXIT button twice. Turn the Power Off, then UNPLUG and PLUG the ACline to execute the READ DATA from the EEPROM.

(5) EEPROM Address and Data Values Table for all DP-3X models are shown on the next page. Use these

tables to enter the correct Data in the correct Address location for your model. Note: Press SELECT after EACH data value change.

Please provide your comments and questions to 1-800-HITACHI or [email protected]

Alvie W Rodgers

Page 10-19

HITACHI Subject: “About your TV” data installation for DP-3X1 2 3 4

OFB8 Model Name 6 36 6 36 6 36 6 36OFB9 Model Name 5 35 5 35 5 35 5 35OFBA Model Name X 58 T 54 S 53 X 58OFBB Model Name 7 37 7 37 7 37 5 35OFBC Model Name 5 35 5 35 0 30 0 30OFBD Model Name 0 30 0 30 0 30 0 30OFBE Model Name Space 20 Space 20 Space 20 Space 20OFBF Model Name Space 20 Space 20 Space 20 Space 20OFC0 Model Name Space 20 Space 20 Space 20 Space 20OFC1 Model Name Space 20 Space 20 Space 20 Space 20OFC2 Heighi-1 (inch) 5 35 5 35 5 35 5 35OFC3 Heighi-1 (inch) 9 39 9 39 9 39 9 39OFC4 - or Space - 2D - 2D - 2D - 2DOFC5 Height-2 (inch) Space 20 Space 20 Space 20 Space 20OFCG Height-2 (inch) 7 37 7 37 7 37 7 37OFC7 - or Space / 2F / 2F / 2F / 2FOFC8 Height-3 (inch) 8 38 8 38 8 38 8 38OFC9 Height-3 (inch) Space 20 Space 20 Space 20 Space 20OFCA Height (mm) 1 31 1 31 1 31 1 31OFCB Height (mm) 5 35 5 35 5 35 5 35OFCC Height (mm) 2 32 2 32 2 32 2 32OFCD Height (mm) 1 31 1 31 1 31 1 31OFCE Width-1 (inch) 6 36 6 36 6 36 6 36OFCF Width-1 (inch) 1 31 1 31 1 31 1 31OFDO - or Space Space 20 Space 20 Space 20 Space 20OFD1 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD2 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD3 / or Space Space 20 Space 20 Space 20 Space 20OFD4 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD5 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD6 Width (mm) 1 31 1 31 1 31 1 31OFD7 Width (mm) 5 35 5 35 5 35 5 35OFD8 Width (mm) 4 34 4 34 4 34 4 34OFD9 Width (mm) 9 39 9 39 9 39 9 39OFDA Depth-1 (inch) 2 32 2 32 2 32 2 32OFDB Depth-1 (inch) 8 38 8 38 8 38 8 38OFDC - or Space - 2D - 2D - 2D - 2DOFDD Depth-2 (inch) Space 20 Space 20 Space 20 Space 20OFDE Depth-2 (inch) 3 33 3 33 3 33 3 33OFDF / or Space / 2F / 2F / 2F / 2FOFEO Depth-3 (inch) 1 31 1 31 1 31 1 31OFE1 Depth-3 (inch) 6 36 6 36 6 36 6 36OFE2 Depth (mm) Space 20 Space 20 Space 20 Space 20OFE3 Depth (mm) 7 37 7 37 7 37 7 37OFE4 Depth (mm) 1 31 1 31 1 31 1 31OFE5 Depth (mm) 6 36 6 36 6 36 6 36

59 - 7/8 1521 59 - 7/8 1521 59 - 7/8 1521 59 - 7/8 152161 1549 61 1549 61 1549 61 1549

28 - 3/16 716 28 - 3/16 716 28 - 3/16 716 28 - 3/16 716

Page 2 of 7

65X50065S70065T75065X750

Result of Adjustment on the screen.

Item

PTV Model 65X750

EEPROM Address DataDataDataOSD

Display

65T750

Data

65X50065S700

OSD Display

OSD Display

OSD Display

Alvie W Rodgers

Page 10-20


OFB8 Model Name 6 36 6 36 5 35 5 35OFB9 Model Name 5 35 5 35 7 37 7 37OFBA Model Name T 54 S 53 X 58 T 54OFBB Model Name 5 35 5 35 7 37 7 37OFBC Model Name 0 30 0 30 5 35 5 35OFBD Model Name 0 30 0 30 0 30 0 30OFBE Model Name Space 20 Space 20 Space 20 Space 20OFBF Model Name Space 20 Space 20 Space 20 Space 20OFC0 Model Name Space 20 Space 20 Space 20 Space 20OFC1 Model Name Space 20 Space 20 Space 20 Space 20OFC2 Heighi-1 (inch) 5 35 5 35 5 35 5 35OFC3 Heighi-1 (inch) 9 39 9 39 4 34 4 34OFC4 - or Space - 2D - 2D - 2D - 2DOFC5 Height-2 (inch) Space 20 Space 20 Space 20 Space 20OFCG Height-2 (inch) 7 37 7 37 3 33 3 33OFC7 - or Space / 2F / 2F / 2F / 2FOFC8 Height-3 (inch) 8 38 8 38 1 31 1 31OFC9 Height-3 (inch) Space 20 Space 20 6 36 6 36OFCA Height (mm) 1 31 1 31 1 31 1 31OFCB Height (mm) 5 35 5 35 3 33 3 33OFCC Height (mm) 2 32 2 32 7 37 7 37OFCD Height (mm) 1 31 1 31 6 36 6 36OFCE Width-1 (inch) 6 36 6 36 5 35 5 35OFCF Width-1 (inch) 1 31 1 31 4 34 4 34OFDO - or Space Space 20 Space 20 Space 20 Space 20OFD1 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD2 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD3 / or Space Space 20 Space 20 Space 20 Space 20OFD4 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD5 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD6 Width (mm) 1 31 1 31 1 31 1 31OFD7 Width (mm) 5 35 5 35 3 33 3 33OFD8 Width (mm) 4 34 4 34 7 37 7 37OFD9 Width (mm) 9 39 9 39 2 32 2 32OFDA Depth-1 (inch) 2 32 2 32 2 32 2 32OFDB Depth-1 (inch) 8 38 8 38 5 35 5 35OFDC - or Space - 2D - 2D - 2D - 2DOFDD Depth-2 (inch) Space 20 Space 20 Space 20 Space 20OFDE Depth-2 (inch) 3 33 3 33 9 39 9 39OFDF / or Space / 2F / 2F / 2F / 2FOFEO Depth-3 (inch) 1 31 1 31 1 31 1 31OFE1 Depth-3 (inch) 6 36 6 36 6 36 6 36OFE2 Depth (mm) Space 20 Space 20 Space 20 Space 20OFE3 Depth (mm) 7 37 7 37 6 36 6 36OFE4 Depth (mm) 1 31 1 31 4 34 4 34OFE5 Depth (mm) 6 36 6 36 9 39 9 39

59 - 7/8 1521 59 - 7/8 1521 54 - 3/16 1376 54 - 3/16 137661 1549 61 1549 54 1372 54 1372

28 - 3/16 716 28 - 3/16 716 25 - 9/16 649 25 - 9/16 649

Page 3 of 7

65S500

Data

57T75057X750


Item

PTV Model 65T500


DisplayOSD

DisplayOSD

DisplayOSD

Display

57T75057X75065S50065T500

Alvie W Rodgers

Page 10-21


OFB8 Model Name 5 35 5 35 5 35 5 35OFB9 Model Name 7 37 7 37 7 37 7 37OFBA Model Name T 54 S 53 X 58 T 54OFBB Model Name 6 36 7 37 5 35 5 35OFBC Model Name 0 30 0 30 0 30 0 30OFBD Model Name 0 30 0 30 0 30 0 30OFBE Model Name Space 20 Space 20 Space 20 Space 20OFBF Model Name Space 20 Space 20 Space 20 Space 20OFC0 Model Name Space 20 Space 20 Space 20 Space 20OFC1 Model Name Space 20 Space 20 Space 20 Space 20OFC2 Heighi-1 (inch) 5 35 5 35 5 35 5 35OFC3 Heighi-1 (inch) 4 34 4 34 4 34 4 34OFC4 - or Space - 2D - 2D - 2D - 2DOFC5 Height-2 (inch) Space 20 Space 20 Space 20 Space 20OFCG Height-2 (inch) 3 33 3 33 3 33 3 33OFC7 - or Space / 2F / 2F / 2F / 2FOFC8 Height-3 (inch) 1 31 1 31 1 31 1 31OFC9 Height-3 (inch) 6 36 6 36 6 36 6 36OFCA Height (mm) 1 31 1 31 1 31 1 31OFCB Height (mm) 3 33 3 33 3 33 3 33OFCC Height (mm) 7 37 7 37 7 37 7 37OFCD Height (mm) 6 36 6 36 6 36 6 36OFCE Width-1 (inch) 5 35 5 35 5 35 5 35OFCF Width-1 (inch) 4 34 4 34 4 34 4 34OFDO - or Space Space 20 Space 20 Space 20 Space 20OFD1 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD2 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD3 / or Space Space 20 Space 20 Space 20 Space 20OFD4 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD5 Width-3 (inch) Space 20 Space 20 Space 20 Space 20OFD6 Width (mm) 1 31 1 31 1 31 1 31OFD7 Width (mm) 3 33 3 33 3 33 3 33OFD8 Width (mm) 7 37 7 37 7 37 7 37OFD9 Width (mm) 2 32 2 32 2 32 2 32OFDA Depth-1 (inch) 2 32 2 32 2 32 2 32OFDB Depth-1 (inch) 5 35 5 35 5 35 5 35OFDC - or Space - 2D - 2D - 2D - 2DOFDD Depth-2 (inch) Space 20 Space 20 Space 20 Space 20OFDE Depth-2 (inch) 9 39 9 39 9 39 9 39OFDF / or Space / 2F / 2F / 2F / 2FOFEO Depth-3 (inch) 1 31 1 31 1 31 1 31OFE1 Depth-3 (inch) 6 36 6 36 6 36 6 36OFE2 Depth (mm) Space 20 Space 20 Space 20 Space 20OFE3 Depth (mm) 6 36 6 36 6 36 6 36OFE4 Depth (mm) 4 34 4 34 4 34 4 34OFE5 Depth (mm) 9 39 9 39 9 39 9 39

54 - 3/16 1376 54 - 3/16 1376 54 - 3/16 1376 54 - 3/16 137654 1372 54 1372 54 1372 54 1372

25 - 9/16 649 25 - 9/16 649 25 - 9/16 649 25 - 9/16 649

Page 4 of 7

Data

57T50057X500

Item

PTV Model 57T600 57S700


57T600 57S700 57X500 57T500


DisplayOSD

DisplayOSD

DisplayOSD

Display

Alvie W Rodgers

Page 10-22


OFB8 Model Name 5 35 5 35 5 35 4 34OFB9 Model Name 7 37 1 31 1 31 6 36OFBA Model Name S 53 S 53 S 53 W 57OFBB Model Name 5 35 7 37 5 35 5 35OFBC Model Name 0 30 0 30 0 30 0 30OFBD Model Name 0 30 0 30 0 30 0 30OFBE Model Name Space 20 Space 20 Space 20 Space 20OFBF Model Name Space 20 Space 20 Space 20 Space 20OFC0 Model Name Space 20 Space 20 Space 20 Space 20OFC1 Model Name Space 20 Space 20 Space 20 Space 20OFC2 Heighi-1 (inch) 5 35 5 35 5 35 3 33OFC3 Heighi-1 (inch) 4 34 0 30 0 30 9 39OFC4 - or Space - 2D - 2D - 2D - 2DOFC5 Height-2 (inch) Space 20 Space 20 Space 20 1 31OFCG Height-2 (inch) 3 33 1 31 1 31 3 33OFC7 - or Space / 2F / 2F / 2F / 2FOFC8 Height-3 (inch) 1 31 4 34 4 34 1 31OFC9 Height-3 (inch) 6 36 Space 20 Space 20 6 36OFCA Height (mm) 1 31 1 31 1 31 1 31OFCB Height (mm) 3 33 2 32 2 32 0 30OFCC Height (mm) 7 37 7 37 7 37 1 31OFCD Height (mm) 6 36 5 35 5 35 1 31OFCE Width-1 (inch) 5 35 4 34 4 34 4 34OFCF Width-1 (inch) 4 34 8 38 8 38 4 34OFDO - or Space Space 20 - 2D - 2D - 2DOFD1 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD2 Width-2 (inch) Space 20 3 33 3 33 7 37OFD3 / or Space Space 20 / 2F / 2F / 2FOFD4 Width-3 (inch) Space 20 4 34 4 34 1 31OFD5 Width-3 (inch) Space 20 Space 20 Space 20 6 36OFD6 Width (mm) 1 31 1 31 1 31 1 31OFD7 Width (mm) 3 33 2 32 2 32 1 31OFD8 Width (mm) 7 37 3 33 3 33 2 32OFD9 Width (mm) 2 32 9 39 9 39 8 38OFDA Depth-1 (inch) 2 32 2 32 2 32 2 32OFDB Depth-1 (inch) 5 35 5 35 5 35 4 34OFDC - or Space - 2D - 2D - 2D - 2DOFDD Depth-2 (inch) Space 20 Space 20 Space 20 Space 20OFDE Depth-2 (inch) 9 39 1 31 1 31 1 31OFDF / or Space / 2F / 2F / 2F / 2FOFEO Depth-3 (inch) 1 31 1 31 1 31 2 32OFE1 Depth-3 (inch) 6 36 6 36 6 36 Space 20OFE2 Depth (mm) Space 20 Space 20 Space 20 Space 20OFE3 Depth (mm) 6 36 6 36 6 36 6 36OFE4 Depth (mm) 4 34 3 33 3 33 2 32OFE5 Depth (mm) 9 39 6 36 6 36 2 32

54- 3/16 1376 50 - 1/4 1275 50 - 1/4 1275 39 - 13/16 101154 1372 48 - 3/4 1239 48 - 3/4 1239 44 - 7/16 1128

25- 9/16 649 25 - 1/16 636 25 - 1/16 636 24 - 1/2 636

Page 5 of 7

Data

46W50051S500

Item

PTV Model 57S500 51S700


57S500 51S700 51S500 46W500


DisplayOSD

DisplayOSD

DisplayOSD

Display

Alvie W Rodgers

Page 10-23


OFB8 Model Name 5 35 6 36 4 34 4 34OFB9 Model Name 7 37 5 35 6 36 6 36OFBA Model Name T 54 T 54 F 46 F 46OFBB Model Name 5 35 5 35 5 35 5 35OFBC Model Name 0 30 0 30 1 31 0 30OFBD Model Name 0 30 0 30 0 30 0 30OFBE Model Name A 41 A 41 Space 20 A 41OFBF Model Name Space 20 Space 20 Space 20 Space 20OFC0 Model Name Space 20 Space 20 Space 20 Space 20OFC1 Model Name Space 20 Space 20 Space 20 Space 20OFC2 Heighi-1 (inch) 5 35 5 35 4 34 3 33OFC3 Heighi-1 (inch) 4 34 9 39 5 35 9 39OFC4 - or Space - 2D - 2D - 2D - 2DOFC5 Height-2 (inch) Space 20 Space 20 Space 20 1 31OFCG Height-2 (inch) 3 33 7 37 9 39 3 33OFC7 - or Space / 2F / 2F / 2F / 2FOFC8 Height-3 (inch) 1 31 8 38 1 31 1 31OFC9 Height-3 (inch) 6 36 Space 20 6 36 6 36OFCA Height (mm) 1 31 1 31 1 31 1 31OFCB Height (mm) 3 33 5 35 1 31 0 30OFCC Height (mm) 7 37 2 32 5 35 1 31OFCD Height (mm) 6 36 1 31 7 37 1 31OFCE Width-1 (inch) 5 35 6 36 4 34 4 34OFCF Width-1 (inch) 4 34 1 31 4 34 4 34OFDO - or Space Space 20 Space 20 - 2D - 2DOFD1 Width-2 (inch) Space 20 Space 20 Space 20 Space 20OFD2 Width-2 (inch) Space 20 Space 20 7 37 7 37OFD3 / or Space Space 20 Space 20 / 2F / 2FOFD4 Width-3 (inch) Space 20 Space 20 1 31 1 31OFD5 Width-3 (inch) Space 20 Space 20 6 36 6 36OFD6 Width (mm) 1 31 1 31 1 31 1 31OFD7 Width (mm) 3 33 5 35 1 31 1 31OFD8 Width (mm) 7 37 4 34 2 32 2 32OFD9 Width (mm) 2 32 9 39 8 38 8 38OFDA Depth-1 (inch) 2 32 2 32 2 32 2 32OFDB Depth-1 (inch) 5 35 8 38 6 36 4 34OFDC - or Space - 2D - 2D - 2D - 2DOFDD Depth-2 (inch) Space 20 Space 20 Space 20 Space 20OFDE Depth-2 (inch) 9 39 3 33 7 37 9 39OFDF / or Space / 2F / 2F / 2F / 2FOFEO Depth-3 (inch) 1 31 1 31 1 31 1 31OFE1 Depth-3 (inch) 6 36 6 36 6 36 6 36OFE2 Depth (mm) Space 20 Space 20 Space 20 Space 20OFE3 Depth (mm) 6 36 7 37 6 36 6 36OFE4 Depth (mm) 4 34 1 31 7 37 2 32OFE5 Depth (mm) 9 39 6 36 2 32 4 34

54 - 3/16 1376 59 - 7/8 1521 45 - 9/16 1157 39 - 13/16 101154 1372 61 1549 44 - 7/16 1128 44 - 7/16 1128

25 - 9/16 649 28 - 3/16 716 26 - 7/16 672 26 - 9/16 624

Page 6 of 7

46F500A


DisplayOSD

DisplayOSD

DisplayOSD

Display


57T500A 65T500A 46F510

Item

PTV Model 57T500A 65T500A

Data

46F500A46F510

Alvie W Rodgers

Page 10-24

SUBJECT: “About your TV” data installation for DP-3X Page 3 of 3

In this case, please check the DATA table for the corresponding model and make the proper corrections.

Page 7 of 7

Wrong Case: Model name is missing when "4" of 46W500"is wrong. (Example: Address OFB8 should = 34)

Setup About Your TV

(mm)10111128636

ModelDimensionsHeightWidthDepth

(Inches)39-3/1644-7/1624-1/2

:::

Caution

SELMove Return

(6) Checking Procdure: Check each character in About Your TV Menu.

Setup About Your TV

(mm)10111128636

ModelDimensionsHeightWidthDepth

(Inches)39-3/1644-7/1624-1/2

:::

Caution

SELMove Return

46W500

Alvie W Rodgers

Page 10-25


PAGE 10-26

(23) Color Flashes, Lines in Picture, Out of Sync

Resolder XY06.

Color Flashes, breaks into loss of sync. Loss of sync.

(24) Power Light Stays On, Magic Focus may Start when set Powered Off. When the Power is turned off, the Power LED stays On. Magic Focus start running Automatically when Power is turned Off. Replace the Relay S901 (p/n FJ00142) MAIN POWER RELAY ALKS329 (25) Magic Focus Runs when the Power is Turned Off Please check for a stuck Power Relay S901 S901 p/n FJ00142 (MAIN POWER RELAY ALKS329)


BLANK PAGE

DP3X Train Pack

Documents

Transcript of DP3X Train Pack