discrete cosine transform algorithms for fpga devices - Domagoj Babic
Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er
Transcript of Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er
![Page 1: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/1.jpg)
Donny Domagoj Cosic Ruđer Bošković Institute
DAQ Workshop FP7 Particle Detectors Project
4.– 5.11.2011. Zagreb, Croatia
![Page 2: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/2.jpg)
Requirements
Current Solutions
Digital FPGA Solutions
Development Process
Future Prospects
Conclusions
![Page 3: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/3.jpg)
HV Tandem VDG 0.5 to 6.0 MV
HV Tandetron 0.1 to 1.0 MV
![Page 4: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/4.jpg)
Microprobe ◦ Multiple Detectors
◦ Pulse Height Processing
◦ Beam Scanning (x-y)
◦ 2D Map Acquisition
◦ Time Stamping
Pulse Height Analyser
![Page 5: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/5.jpg)
MeV SIMS ◦ Timing Analysis
◦ Multiple Stop TDC
◦ Pulse Generation
◦ Beam Scanning (x-y)
◦ 2D Map Acquisition Preamplifier
Control Circuitry
Triplet quadruple
magnetic lens Beam blanker
Sample Pulse width < 200 ns
Multi Channel Timing Analyzer / Pulse Generator
![Page 6: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/6.jpg)
Multiple detectors acquisition
Pulse Processing with minimal dead time ◦ Pulse Shaping
◦ Pile Up Rejection
◦ Baseline Restoration
◦ Peak Detection
◦ Live Time Correction
◦ Timing Analysis / Multi TDC
Ion Beam Scanning / Pulse Generation
Motor Control
Incorporation into custom acquisition software
Upgradable
![Page 7: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/7.jpg)
NIM Standard Components
All pulse processing done in analog domain
ADC connected to simple data relay board for computer communication
TAC CDF Timing Filter
![Page 8: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/8.jpg)
Advantages ◦ Reduction in size (compact) ◦ Higher resolution ◦ Lower deadtime ◦ Multifunctional ◦ Upgradable ◦ Possible automation of entire acquisition process ◦ Remote acquisition
Disadvantages
◦ Signal requires prefiltering due to ADC limitations ◦ Complex design procedure (requires knowledge of
C/C++, VHDL/Verilog, Matlab) ◦ Expensive hardware and software
![Page 9: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/9.jpg)
Xilinx Virtex 4 FPGA
14bit 105 MHz ADC (2x)
14bit 160 MHz DAC (2x)
PCI Interface
![Page 10: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/10.jpg)
Matlab/
Simulink
Algorithm
Simulation
Xilinx ISE
Timing
Simulation
Microsoft
Visual Studios
Spectar
![Page 11: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/11.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 12: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/12.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 13: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/13.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 14: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/14.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 15: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/15.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 16: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/16.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 17: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/17.jpg)
Matlab / Simulink ◦ High level programming
◦ Algorithm development
◦ Compiler generates VHDL code
Ex. Pulse Shaping
![Page 18: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/18.jpg)
Xilinx ISE ◦ Integrate Matlab/Simulink algorithms into FPGA
project
◦ Connect algorithm I/O to FPGA hardware I/O pins
◦ Timing simulation of signal flow
![Page 19: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/19.jpg)
Xilinx ISE ◦ Integrate Matlab/Simulink algorithms into FPGA
project
◦ Connect algorithm I/O to FPGA hardware I/O pins
◦ Timing simulation of signal flow
![Page 20: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/20.jpg)
Xilinx ISE ◦ Integrate Matlab/Simulink algorithms into FPGA
project
◦ Connect algorithm I/O to FPGA hardware I/O pins
◦ Timing simulation of signal flow
![Page 21: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/21.jpg)
Xilinx ISE ◦ Integrate Matlab/Simulink algorithms into FPGA
project
◦ Connect algorithm I/O to FPGA hardware I/O pins
◦ Timing simulation of signal flow
![Page 22: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/22.jpg)
Microsoft Visual Studio (Spector) ◦ Allows custom built software to communicate with
FPGA acquisition system
◦ Communication synchronization not critical due to all processing done on FPGA
◦ Acquisition software reprograms FPGA on demand
![Page 23: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/23.jpg)
Microsoft Visual Studio (Spector) ◦ Allows custom built software to communicate with
FPGA acquisition system
◦ Communication synchronization not critical due to all processing done on FPGA
◦ Acquisition software reprograms FPGA on demand
![Page 24: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/24.jpg)
Microsoft Visual Studio (Spector) ◦ Allows custom built software to communicate with
FPGA acquisition system
◦ Communication synchronization not critical due to all processing done on FPGA
◦ Acquisition software reprograms FPGA on demand
![Page 25: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/25.jpg)
ADC range and speed are limited
Need to condition the input signal into the ADCs to achieve higher resolutions ◦ Pole-Zero correction
◦ High/Low pass filter
◦ Gain adjustment
◦ DC offset
![Page 26: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/26.jpg)
ADC range and speed are limited
Need to condition the input signal into the ADCs to achieve higher resolutions ◦ Pole-Zero correction
◦ High/Low pass filter
◦ Gain adjustment
◦ DC offset
![Page 27: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/27.jpg)
Integrate/ eliminate prefilters with higher resolution and faster ADCs
Add Ethernet interface for remote measuring
Increase amount of analog inputs
Integrate actuator control onto FPGA platform
Virtex 6 with FMC (FPGA Mezzanine Card) connector
![Page 28: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/28.jpg)
Integrate/ eliminate prefilters with higher resolution and faster ADCs
Add Ethernet interface for remote measuring
Increase amount of analog inputs
Integrate actuator control onto FPGA platform
Virtex 6 with FMC (FPGA Mezzanine Card) connector
![Page 29: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/29.jpg)
Integrate/ eliminate prefilters with higher resolution and faster ADCs
Add Ethernet interface for remote measuring
Increase amount of analog inputs
Integrate actuator control onto FPGA platform
Virtex 6 with FMC (FPGA Mezzanine Card) connector
![Page 30: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/30.jpg)
Integrate/ eliminate prefilters with higher resolution and faster ADCs
Add Ethernet interface for remote measuring
Increase amount of analog inputs
Integrate actuator control onto FPGA platform
Virtex 6 with FMC (FPGA Mezzanine Card) connector
![Page 31: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/31.jpg)
Unlike microprocessors, FPGAs have to ability to run processes in parallel achieving greater performance
Strict timing constraints allows precise data flow control and time stamping
Fast reprogramming allows for multi parameter measurements with single setup
Wide range of experiment parameters can be changed in real time
![Page 32: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/32.jpg)
![Page 33: Donny Domagoj Cosic - Division of Experimental Physics, Ru‘er](https://reader030.fdocuments.us/reader030/viewer/2022020705/61fb897b2e268c58cd5f580f/html5/thumbnails/33.jpg)
Xilinx I/O Design Flexibility with FPGA Mezzanine Card (FMC)
http://www.xilinx.com
4DSP, http://www.4dsp.com
M. Bogovac, Digital Multiparameter Data Acquisition, New detector technologies for advanced materials research using ion beam analysis
Conference (Presentation)
M. Bogovac, M. Jakšić, D. Wegrzynek, A. Markowicz, Digital pulse processor for ion beam microprobe tomography, Nucl. Instr. and Meth A. 608, (2009),
P. 157-162