Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL...
Transcript of Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL...
![Page 1: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/1.jpg)
Digital IC Design Flow
EE Summer Camp 2009Ashish Bhatia
![Page 2: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/2.jpg)
Why design ICs?
Electronic systems are used everywhere in industry todayMechanical components are being replaced with electronic chips
![Page 3: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/3.jpg)
Design flow of Digital and analog IC are different
![Page 4: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/4.jpg)
we will focus on digital IC design in this lecture
![Page 5: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/5.jpg)
How digital ICs are designed?
![Page 6: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/6.jpg)
![Page 7: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/7.jpg)
![Page 8: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/8.jpg)
Design Specification
What the IC is suppose to do?Power constraints
Embedded devices are more power constraints Budget Constraints
IC for satellites have far more budget than IC for consumer electronics
Timing ConstraintsGPU IC's extremely fastembedded microcontrollers have much relaxed timing constraints
Fault redundancyspace bound electronics have much larger redundancy than common logic gates
![Page 9: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/9.jpg)
Design Specification
TestabilityDescribe Digital Design in terms of
State Spaces (no notion of time)Transition Diagrams (notion of time)
Eg. Designing a ProcessorArchitecture Type? Harvard/NeumannInstruction set? RISC/CISCPower consumption?On chip cache size? Cost?Time to develop
![Page 10: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/10.jpg)
![Page 11: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/11.jpg)
Design Partitioning
Partition whole design into function unitsease of sythesisease of testing
For example, Processor divided intoInstruction Fetch and DecodeALUMemory Interface unit
ALU further divided into adder and multiplier
![Page 12: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/12.jpg)
![Page 13: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/13.jpg)
Design Entry
Design of Function unit in HDLVerilog, VHDL and SystemC are popularwe will stick to Veriloghigh level abstractionportableease of designused for gate level synthesis of circuit
Eg. output = input1 + input2 (adder)
![Page 14: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/14.jpg)
![Page 15: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/15.jpg)
Design Verification
SimulationFormal Verification
done first for individual functional unitsand then for combined system
![Page 16: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/16.jpg)
![Page 17: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/17.jpg)
Presynthesis Sign-off
All disperancies between Design specifications and HDL design are resolved before going any further
![Page 18: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/18.jpg)
![Page 19: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/19.jpg)
Gate Level Synthesis (Technology Mapping)
Boolean logic (optimal) for complete system is generated Map this to standard cell of FPGA (netlist generation)
![Page 20: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/20.jpg)
![Page 21: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/21.jpg)
Post synthesis Design Verification
Design specifications might differ from post synthesis results
unsynthesizable constructs ignored during synthesisDesign specifications - higher level abstractionssynthesized implementation - based on FPGA standard cell
![Page 22: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/22.jpg)
![Page 23: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/23.jpg)
Post synthesis Timing Validation
Simulations ignored parasitics of metal interconnectsSynthesized ciruit has interconnectsTime margin might fail (specially along critical path)
![Page 24: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/24.jpg)
![Page 25: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/25.jpg)
Gate Level Schematics
After successful testing on FPGAcomplete system described in terms of schematic of transistors (MOSFET, BJT)
![Page 26: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/26.jpg)
![Page 27: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/27.jpg)
Layout Design
design layout of each unitcombine units (placement and routing)Design rule checks (min. metal width, min. oxide thickness etc.)
![Page 28: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/28.jpg)
![Page 29: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/29.jpg)
Timing Analysis
to consider parasitics (generated after layout)
![Page 30: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/30.jpg)
![Page 31: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/31.jpg)
Design Sign-off
mask is ready for tape outFurther testing done on fabricated chips made to find if they are faulty or not
This is to account for process induced errorsnot logic based errors (they are supposed to be taken care of earlier)
![Page 32: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/32.jpg)
![Page 33: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/33.jpg)
Fabrication
Mask GenerationWafer ProcessingPackagingTestingProduction of chips
![Page 34: Digital IC Design Flow - ashishb.net · Design Entry Design of Function unit in HDL Verilog, VHDL and SystemC are popular we will stick to Verilog high level abstraction portable](https://reader034.fdocuments.us/reader034/viewer/2022042214/5ebaebec4c750915b4461b36/html5/thumbnails/34.jpg)
Referencewww.ee.ucl.ac.uk/~yyang/ELEC3027_Outline.pdf