Digital Electronics CMOS AND circuit
Transcript of Digital Electronics CMOS AND circuit
![Page 1: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/1.jpg)
Phys 315/519 Digital
Digital Electronics
In digital circuits only two values of Vin or Vout are considered, Low (L) or High (H). The twovalues correspond to the logical states True (T) or False (F).
CMOS AND circuit(L)ow voltage = VSS
(H)igh voltage = VDD
A B Y
L L L
L H L
H
H
L
H
L
H
Typ. CMOS output stage
If Vin=5V:VGS1=0, FET1 offVGS2=5V, FET2 onVout = 0V
If Vin=0V:VGS1=-5V, FET1 onVGS2=0V, FET2 offVout = 5V
ECL OR circuit
A B Y
L L L
L H H
H L H
H H H
Y=H if A=H or B=H
Standard convention is that L=FALSE=0 and H=TRUE=1 respectively. Logically the abovecircuits function as logical AND and OR gates respectively.
1
![Page 2: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/2.jpg)
Phys 315/519 Digital
Combinational Logic GatesOR Gate AND Gate
A B Y
F F F
T F T
F T T
T T T
A B Y
F F F
T F F
F T F
T T T
Some Boolean Identities
A+B+C = (A+B)+C = A+(B+C)
A+B = B+A
A+A = A
A+T = T
A+F = A
ABC = (AB)C = A(BC)
AB = BA
AA = A
AT = A
AF = F
A(B+C) = AB + AC
The first identity indicates how a logic gate having more than two inputs should behave, eg:
2
![Page 3: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/3.jpg)
Phys 315/519 Digital
NOT or INVERT Gate Truth Table Boolean Identities
A Y
F T
T F
A =AAA=TA A=F
AAB=AB
Additional gates formed by combining NOT with AND and OR
NAND NOR
A B Y
F F T
T F T
F T T
T T F
A B Y
F F T
T F F
F T F
T T F
De Morgan's TheoremIf we had identified L voltage with TRUE and H with FALSE, then the NAND and NOR circuitswould actually have implemented the OR and AND functions respectively. Interchanging theassignments L=F, H=T to L=T, H=F is equivalent to applying the logical complement to allentries of a truth table...
Note: a circle indicates inversion of a logic level
3
![Page 4: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/4.jpg)
Phys 315/519 Digital
Implementing Logic Equations with Gates
Take the assignment between voltage levels and logic quantities to be:L = F = 0, H = T = 1Then De Morgan's theorem will be used to treat signals that are “active low.”
General problem: Given a truth table, find some combination of logic gates that satisfy the table.The first step is to find a set of logic equations to solve the truth table. There are two ways to dothis: (1) by inspection, a.k.a. 'divine intuition', (2) by Karnaugh Map. Then algebraicmanipulation can be used to reduce the expression.
Example: XOR (exclusive OR) gate
A B Y
0 0 0
1 0 1
0 1 1
1 1 0
By inspection of the table and using De Morgan's theoremY=ABA⋅B=ABAB
=A AB BABAB
K-Map:
⇒Y=ABAB
Two implementations using NAND gates Y=ABAB
Using De Morgan's Laws:
Y=AB⋅AB⇒Y=AB⋅AB
Another solution using only 4 gates:
Y=ABA⋅B=ABAB=A⋅A⋅BB A⋅B=A⋅A⋅B⋅B A⋅B
Note: all logic functions can be built up from NAND gates alone (or from NOR gates).
4
![Page 5: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/5.jpg)
Phys 315/519 Digital
Top solution is 5 layers deep, bottom only uses 3 layers of logic. Thus bottom circuit is faster,because fewer propagation delays are encountered.
5
![Page 6: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/6.jpg)
Phys 315/519 Digital
6
![Page 7: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/7.jpg)
Phys 315/519 Digital
Open collector and Tri-State outputs
In addition to LOW and HIGH output voltage levels, some gates have a third, High-Z, outputstate. This allows many outputs to be connected together on a single wire (or bus). Twovarieties re commonly used:
1) Open CollectorQ=A⋅G1B⋅G2C⋅G3
Disadvantages: 1) not an active pull-up trise~RpC2) inverted logic must be used
2) Tri-State
When both FETs are off (G=0) output is in High-Zstate
7
![Page 8: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/8.jpg)
Phys 315/519 Digital
8
LSB
MSB
![Page 9: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/9.jpg)
Phys 315/519 Digital
9
![Page 10: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/10.jpg)
Phys 315/519 Digital
10
![Page 11: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/11.jpg)
Phys 315/519 Digital
11
![Page 12: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/12.jpg)
Phys 315/519 Digital
12
![Page 13: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/13.jpg)
Phys 315/519 Digital
13
![Page 14: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/14.jpg)
Phys 315/519 Digital
14
![Page 15: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/15.jpg)
Phys 315/519 Digital
Multiplexers and Decoders4-to-1 multiplexer (fan-in)
Address A[1:0] selects output from D[3:0]
Abbreviated symbol
2-to-4 decoder (fan-out)
Address A[1:0] clears one bit from Q[3:0]
Both can be used to implement arbitrary functions of two boolean variables (bits)Often these devices have enable inputs for tristate outputs.
15
A0 A1 Q
0 0 D0
0 1 D1
1 0 D2
1 1 D3
A0 A1 Q0 Q1 Q2 Q3
0 0 0 1 1 1
0 1 1 0 1 1
1 0 1 1 0 1
1 1 1 1 1 0
![Page 16: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/16.jpg)
Phys 315/519 Digital
16
![Page 17: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/17.jpg)
Phys 315/519 Digital
Karnaugh Maps
The Karnaugh map or K-map offers a convenient way to visualize logic equations from a truthtable. Consider the following logic problem:
We have a chocolate-covered coffee bean machine, thatreturns a bean for a 20 cent fee. The machine acceptsonly quarters and dimes. To make matters simple, we'llignore the job of making change. To enter the fee,assume the machine has a drawer w/ three depressions,one for a quarter and two for dimes (like many coin-opwashing machines).
Obviously, a single quarter or two dimes will satisfy thefee requirement to get a bean. The truth table (for allpossible input combinations) is:
K-map for bean machine:(note: grey code must used in all row/ columns)
17
Q D1 D2 bean
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
Q \ D1D2 00 01 11 10
0 0 0 1 0
1 1 1 1 1 =Q
=D1⋅D2
Therefore: bean=QD1⋅D2
![Page 18: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/18.jpg)
Phys 315/519 Digital
A slightly more detailed example. Now we have a vending machine that takes up to 6 coins (2Q, 2D, 2N). Candy may be returnedif at least 40 cents is input, gum may be returned if at least 30 cents is input. Let's look at theKmap for candy:
candy=Q1⋅Q2Q1Q2⋅D1⋅D2Q1Q2⋅D1D2⋅N1N2
18
![Page 19: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/19.jpg)
Phys 315/519 Digital
More K-Map Examples:
19
Soultion 1:Y=AB⋅CC⋅D A⋅BC⋅AB
Alternate solution (chooselarge region and remove“hole”)
Y=ABC⋅D⋅A⋅B⋅C C⋅A⋅B
Can also group 0's and invert to get solution: Y=C⋅A
Grouping largest possible regions always simplifies the problem
![Page 20: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/20.jpg)
Phys 315/519 Digital
20
![Page 21: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/21.jpg)
Phys 315/519 Digital
21
![Page 22: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/22.jpg)
Phys 315/519 Digital
22
R
S
![Page 23: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/23.jpg)
Phys 315/519 Digital
23
![Page 24: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/24.jpg)
Phys 315/519 Digital
24
![Page 25: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/25.jpg)
Phys 315/519 Digital
25
![Page 26: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/26.jpg)
Phys 315/519 Digital
26
![Page 27: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/27.jpg)
Phys 315/519 Digital
27
![Page 28: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/28.jpg)
Phys 315/519 Digital
28
![Page 29: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/29.jpg)
Phys 315/519 Digital
29
![Page 30: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/30.jpg)
Phys 315/519 Digital
30
![Page 31: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/31.jpg)
Phys 315/519 Digital
31
![Page 32: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/32.jpg)
Phys 315/519 Digital
32
![Page 33: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/33.jpg)
Phys 315/519 Digital
33
![Page 34: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/34.jpg)
Phys 315/519 Digital
34
![Page 35: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/35.jpg)
Phys 315/519 Digital
35
![Page 36: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/36.jpg)
Phys 315/519 Digital
36
![Page 37: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/37.jpg)
Phys 315/519 Digital
We can think of a state machine as somewhat like counter with 2^n possible values, but statemachine can progress in a more general way (not limitied to monotonic progressions).
Example: washing machine
First detailed example: 2-bit gray code counter
Count progression is: 00, 01, 11, 10, 00, ... These represent out states and their relative ordering.
To construct this device: write a truth table forinput/outputs: inputs=current stare info, outputs =next state info.
Devise necessary logic from the T Table to generateD's from Q's:
D0=Q1Q0Q1Q0=Q1⋅Q0Q0=Q1
D1=Q1Q0Q1Q0=Q0⋅Q1Q1=Q0
37
![Page 38: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/38.jpg)
Phys 315/519 Digital
38
![Page 39: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/39.jpg)
Phys 315/519 Digital
39
![Page 40: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/40.jpg)
Phys 315/519 Digital
40
![Page 41: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/41.jpg)
Phys 315/519 Digital
41
![Page 42: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/42.jpg)
Phys 315/519 Digital
42
![Page 43: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/43.jpg)
Phys 315/519 Digital
43
![Page 44: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/44.jpg)
Phys 315/519 Digital
44
![Page 45: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/45.jpg)
Phys 315/519 Digital
45
![Page 46: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/46.jpg)
Phys 315/519 Digital
46
![Page 47: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/47.jpg)
Phys 315/519 Digital
47
![Page 48: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/48.jpg)
Phys 315/519 Digital
48
![Page 49: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/49.jpg)
Phys 315/519 Digital
49
![Page 50: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/50.jpg)
Phys 315/519 Digital
50
![Page 51: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/51.jpg)
Phys 315/519 Digital
51
![Page 52: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/52.jpg)
Phys 315/519 Digital
52
![Page 53: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/53.jpg)
Phys 315/519 Digital
53
![Page 54: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/54.jpg)
Phys 315/519 Digital
54
![Page 55: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/55.jpg)
Phys 315/519 Digital
55
![Page 56: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/56.jpg)
Phys 315/519 Digital
56
![Page 57: Digital Electronics CMOS AND circuit](https://reader033.fdocuments.us/reader033/viewer/2022051323/627c08bd7dbe6d698a67fe15/html5/thumbnails/57.jpg)
Phys 315/519 Digital
57