DEMO MANUAL DC1501A LTC2393-16/LTC2392-16/ LTC2391 …

1dc1501A

DEMO MANUAL DC1501A

DESCRIPTION

LTC2393-16/LTC2392-16/LTC2391-16, 1MSPS, 0.5MSPS,

0.25MSPS Low Noise ADC

The LTC2393-16 family are low noise high speed ADCs with both parallel and serial outputs that can operate from a single 5V supply. The LTC2393-16 family supports a large ±4.096V fully differential input range. This makes them ideal for high performance applications that require maximum dynamic range. Demonstration circuit 1501A provides the user a means of evaluating the performance of these ADCs in both parallel and serial modes and is

L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

intended to dem onstrate recommended grounding, part placement, routing and bypassing for this family of parts. Also several suggested driver circuits for the analog inputs will be presented.

Design fi les for this circuit board are available at http://www.linear.com/demo.

Figure 1. DC1501A Connection Diagram

–9V +9VGND

TO

DC718

CLK IN

1MHz MAX

(80MHz FOR SERIAL)

3.3VPK-PK MAXIMUM

AIN–

0V TO 4.096V

MAXIMUM

AIN+

0V TO 4.096V

MAXIMUM

DEMO BOARD IC MAX SAMPLE RATE PARALLEL MAX CLK IN SERIAL MAX CLK IN

DC1501A-A LTC2393CLX-16 1Msps 1MHz 80MHz

DC1501A-B LTC2392CLX-16 0.5Msps 0.5MHz 40MHz

DC1501A-C LTC2391CLX-16 0.25Msps 0.25MHz 20MHz

2dc1501A

DEMO MANUAL DC1501A

DC718B/C QUICK START PROCEDURECheck to make sure that all switches and jumpers are set as shown in the connection diagram of Figure 1. The default connections confi gure the ADC for parallel opera-tion with the output data in offset binary format. The analog input is AC-coupled and the internal reference of the ADC is used.

Connect DC1501A to a DC718B/C USB High Speed Data Collection Board using connector J1. Connect DC718B/C to a host PC with a standard USB A/B cable. Apply ±9V to the indicated terminals. Apply a low jitter signal source to J17. The default setup uses a single-ended to differential converter so that it is only necessary to apply an input signal to J17. Connect a low jitter 1MHz 3.3VP-P sine wave or square wave to connector J16 for LTC2393-16. Apply 500kHz for LTC2392-16 and 250kHz for LTC2391-16.

Note that J16 has a 50Ω termination resistor to ground.

Run the QuickEval-II software (Pscope.exe version K66 or later) supplied with DC718B/C or download it from www.linear.com.

Complete software documentation is available from the Help menu. Updates can be downloaded from the Tools menu. Check for updates periodically as new features may be added.

The Pscope software should recognize DC1501A and confi gure itself automatically.

Click the Collect button (See Figure 6) to begin acquiring data. The Collect button then changes to Pause, which can be clicked to stop data acquisition.

DC1501A SETUPDC Power

DC1501 requires ±9VDC at approximately 100mA. Most of the supply current is consumed by the CPLD, op amps, regulators and discreet logic on the board. The ±9VDC input voltage powers the ADC through LT1763 regulators which provide protection against accidental reverse bias. Additional regulators provide power for the CPLD and op amps. See Figure 1 for connection details.

Clock Source

You must provide a low jitter 3.3VP-P sine or square wave to J16. The clock input is AC-coupled so the DC level of the clock signal is not important. A generator like the HP8644 or similar is recommended. Even a good generator can start to produce noticeable jitter at low frequencies. Therefore it is recommended for lower sample rates to divide down a higher frequency clock to the desired sample rate. One way to accomplish this is by placing the ADC in the serial mode. This can be accomplished by setting the SER/PARL position of SW1 to the high position. In the serial mode the ratio of clock frequency to conversion rate is 80:1.

This limits the max clock frequency of DC1501A-A to 80MHz in serial mode. DC1501A-B is limited to 40MHz and DC1501A-C is limited to 20MHz. In the parallel mode there is a 1:1 ratio of clock frequency to conversion rate. If the clock input is to be driven with logic, it is recommended that the 50Ω terminator (R17) be removed. Slow rising edges may compromise SNR of the converter in the presence of high-amplitude higher frequency input signals.

Data Output

Parallel data output from this board (0V to 3.3V default), if not connected to DC718, can be acquired by a logic analyzer, and subsequently imported into a spread-sheet, or mathematical package depending on what form of digital signal processing is desired. Alternatively, the data can be fed directly into an application circuit. Use pin 3 of J1 to latch the data. The data can be latched using either edge of this signal. The data output signal levels at J1 can also be reduced to 0V to 2.5V if the application circuit cannot tolerate the higher voltage. This is accomplished by moving J13 to the 2.5V position.

3dc1501A

DEMO MANUAL DC1501A

Figure 2. Single-Ended to Differential Converter

Reference

J7, J8 and J11 allow you to select an on chip reference or an external LT1790A-4.096 as the reference. The initial tolerance and drift specifi cations of the external reference are better than the on chip reference. To use the internal reference set J7 to FLT, J8 to ADC and J11 to REFIN. To use the LT1790A-4.096 set J7 and J11 to GND and J8 to EXT.

Analog Input

The default driver for the analog inputs of the LTC2393 family on DC1501A is shown in Figure 2. This circuit converts a single-ended 0V to 4.096V input signal applied at AIN into a differential signal with a swing of ±4.096V between the +IN and –IN inputs of the ADC. In addition this circuit band limits the input frequencies to approximately 100kHz which is the useful bandwidth of these ADCs.

Alternatively, if your application circuit produces a differ-ential signal which can drive the ADC but you need to level shift the input signal, the circuits of Figure 3 and

Figure 4 can be used. The circuit of Figure 3 AC-couples the input signal and is usable down to about 10kHz. The lower frequency limit can be extended by increasing C37 and C51. The circuit of Figure 3 can be implemented on DC1501A by putting J20 and J21 in the AC position and moving R2 and R3 to the R50 and R53 positions. One of these RC pairs can be attached to the input of the circuit in Figure 2. This allows a single-ended input signal to be level shifted. This is the default condition for DC1501A. Figure 4’s input driver allows the input voltage range to go below ground. It DC-couples and level shifts the analog input at the expense of attenuating the input level by a factor of 2. The circuit of Figure 4 can be implemented on DC1501A by setting VCM to External and biasing the external pin to 4.096V replacing R1 and R6 with 1kΩ, putting J20 and J21 in the DC position and moving R2 and R3 to the R50 and R53 positions.

For SINAD, THD or SNR testing a low noise, low distortion generator such as the B&K Type 1051 or Stanford Research DS360 should be used.

DC1501A SETUP

4dc1501A

DEMO MANUAL DC1501A

Data Collection

This demo board is tested in house by duplicating the FFT plot shown in the ADC data sheet. This involves using a low jitter, 1MHz (500kHz for LTC2392-16, 250kHz for LTC2391-16)clock source for the encode clock, along with a low noise, low distortion sinusoidal generator at a frequency of 20kHz. The input signal level is approximately –1dBfs.

The input is fi ltered with a 20kHz single pole RC fi lter shown in Figure 5. The FFT shown in the data sheet is a 16384-point FFT. A typical FFT obtained with DC1501A is shown in Figure 6. Note that to get the real SNR, the

DC1501A SETUP

Figure 3. AC-Coupled Differential Driver

Figure 4. DC Coupled Differential Driver

signal level (–1dB) has to be added back to the SNR that PScope displays. With the example shown in Figure 6 this means that the actual SNR would be 94.061dB. Taking the RMS sum of the recalculated SNR and the THD yields a SINAD of 93.75dB which is fairly close to the typical value for this ADC.

There are a number of scenarios that can produce misleading results when evaluating an ADC. One that is common is feeding the converter with a frequency, that is a sub-multiple of the sample rate, and which will only exercise a small subset of the possible output codes.

5dc1501A

DEMO MANUAL DC1501A

If you do not have a signal generator capable of ppm levels of frequency accuracy or if it cannot be slaved to the clock frequency, you can use an FFT with windowing to reduce the “leakage” or spreading of the fundamental, to get a close approximation of the performance parameters. If an amplifi er or clock source with poor phase noise is used, the windowing will not improve the SNR.

The signal source typically used for in house testing is a B&K 1051. A low jitter RF oscillator such as the HP8644 is used as the clock source. As with any high performance ADC, this part is sensitive to layout. The area immediately surrounding the ADC on DC1501 should be used as a guideline for placement, and routing of the various components associated with the ADC. Note should also be taken of the ground plane used in the layout of this board.

DC1501A SETUP

Figure 5. 20kHz RC fi lter

Figure 6. DC1501A FastDAACS Screenshot

6dc1501A

DEMO MANUAL DC1501A

DC1501A MISCELLANEOUS DIP SWITCHES AND JUMPERSDefi nitions

J2- -INPUT sets the bias point for the –input of U2A. The default is –AIN.

J6- VCM sets the DC bias for AIN+ and AIN

– when the inputs are AC-coupled. INT is the default position.

SW1-

SER_PARL- Selects serial or parallel operation. Default position is parallel. In parallel mode fs= fclk. In serial mode fs = fclk/80.

OB/2CL- Selects offset binary or two’s complement data format for ADC output word. The default is offset binary.

CSL- This pin must be kept low for normal operation.

RDL- This pin must be kept low for normal operation.

7dc1501A

DEMO MANUAL DC1501A

PARTS LISTITEM QUANTITY REFERENCE DESIGNATOR DESCRIPTION MANUFACTURERS PART NUMBER

REQUIRED CIRCUIT COMPONENTS:

1 0 C1, C9, C39, C52, C54, C55(opt.)

CAP., 0603

2 1 C2 CAP., NP0, 2200pF, 25V, 5% 1206 AVX, 12063A222JAT2A

3 11 C4, C5, C7, C12, C16, C23-C25, C33, C36, C41

CAP., X7R, 1μF, 16V, 10% 0603 AVX, 0603YC105KAT2A

4 9 C10, C18, C20, C22, C28, C30, C37, C51, C53

CAP., X5R, 10μF, 6.3V, 20% 0603 Taiyo Yuden, JMK107BJ106MA (2rls, PbF)

5 2 C13, C14 CAP., X5R, 10μF, 10V, 20% 0805 Taiyo Yuden, LMK212BJ106MG

6 9 C11, C27, C29, C31, C32, C34, C35, C38, C50

CAP., X7R, 0.1μF, 25V, 10% 0603 AVX, 06033C104KAT2A

7 4 C15, C17, C19, C21 CAP., X7R, 0.01μF, 50V, 10% 0603 AVX, 06035C103KAT2A

8 1 C26 CAP., X5R, 47μF, 16V, 20% 1210 Taiyo Yuden, EMK325BJ476MM

9 1 C40 CAP., X5R, 4.7μF, 4V, 20% 0402 Taiyo Yuden, AMK105BJ475MV-F

10 8 C42-C49 CAP., X5R, 0.1μF, 10V, 10% 0402 AVX, 0402ZD104KAT2A

11 9 E1-E9 Testpoint, Turret, .061” pbf MILL-MAX, 2308-2-00-80-00-00-07-0

12 1 J1 Header, .1 × .1 CNTRS, 40-Pin Samtec, TSW-120-07-L-S

13 1 JTAG 0.1” × 5 Double Row Header Samtec, TSW-105-07-L-D

14 1 J2 0.1” × 3 Double Row Header Samtec, TSW-103-07-L-D

15 6 J6, J7, J8, J11, J20, J21 3-Pin 0.1” Single Row Header Samtec, TSW-103-07-L-S (PbF)

16 8 XJTAG, XJ2, XJ6-J8, XJ11, XJ19-J21

Shunt, 0.1” Center Samtec, SNT-100-BK-G (PbF)

17 1 J13 3-Pin 2mm Single Row Header Samtec, TMM103-02-L-S

18 1 XJ13 Shunt, 2mm Center Samtec, 2SN-BK-G

19 3 J16, J17, J18 CONN, BNC, 5-Pins Connex, 112404

20 2 R1, R6 RES., Chip, 0, 1/10W, 0603 Vishay, CRCW06030000Z0EA

21 2 R2, R3 RES., Chip, 249, 1/10W, 1% 0603 Vishay, CRCW0603249RFKEA

22 3 R4, R5, R7 RES., Chip, 301, 1/10W, 1% 0603 Vishay, CRCW0603301RFKEA

23 3 R8, R9, R10 RES., Chip, 4.99k, 1/10W, 1% 0603 Vishay, CRCW06034K99FKEA

24 3 R11, R12, R28 RES., Chip, 1k, 1/10W, 5% 0603 Vishay, CRCW06031K00JNEA

25 2 R15, R13 RES., Chip, 3.92k, 1/10W, 1% 0603 Vishay, CRCW06033K92FKEA

26 6 R14, R16, R18, R19, R30, R37

RES., Chip, 1.00k, 1/10W, 1% 0603 Vishay, CRCW06031K00FKEA

27 1 R17 RES., Chip, 49.9, 1/4W, 1% 1206 Vishay, CRCW120649R9FKEA

28 3 R20, R22, R49 RES., Chip, 33, 1/10W, 5% 0603 Vishay, CRCW060333R0JNEA

29 1 R24 RES., Chip, 1.0, 1/10W, 5% 0603 Vishay, CRCW06031R00JNEA

30 1 R25 RES., Chip, 1.69k, 1/10W, 1% 0603 Vishay, CRCW06031K69FKEA



33 0 R29, R36, R38, R50, R53, R55(opt)

RES., Chip, 0603

34 4 R31, R32, R33, R34 RES., Chip, 1k, 1/16W, 5% 0402 Vishay, CRCW04021K00JNED

35 5 R35, R40, R41, R42, R43 RES., Chip, 10k, 1/16W, 5% 0402 Vishay, CRCW040210K0JNED

36 4 R45, R46, R47, R48 RES., Chip, 300, 1/16W, 5% 0402 Vishay, CRCW0402300RJNED

8dc1501A

DEMO MANUAL DC1501A

ITEM QUANTITY REFERENCE DESIGNATOR DESCRIPTION MANUFACTURERS PART NUMBER

REQUIRED CIRCUIT COMPONENTS:

37 2 R51, R52 RES., Chip, 49.9, 1/16W, 1% 0402 Vishay, CRCW040249R9FKED

38 1 R54 RES., Chip, 10k, 1/10W, 5% 0603 Vishay, CRCW060310K0JNEA

39 1 SW1 Switch, 219-4MST, CTS Electronic Components, 219-4MST

40 1 U2 IC., LT1807CMS8 MSOP-8 Linear Tech., LT1807CMS8#TRPBF

41 1 U4 IC., 24LC025 TSSOP-8 Microchip., 24LC025-T/ST

42 1 U5 IC., LT1790ACS6-4.096, SOT23-6 Linear Tech., LT1790ACS6-4.096#PBF

43 1 U6 IC., LT1763CS8-1.8, SO8 Linear Tech., LT1763CS8-1.8#PBF

44 2 U9, U7 IC., LT1763CS8, SO8 Linear Tech., LT1763CS8#PBF

45 1 U8 IC., LT1763CS8-5, SO8 Linear Tech., LT1763CS8-5#PBF

46 1 U10 IC., LT1964ES5-SD, SOT23-5 Linear Tech., LT1964ES5-SD#PBF

47 1 U12 IC., NL17SZ74, US8 On SEMI., NL17SZ74USG

48 1 U13 IC., NC7ST04P5X SC70-5 Fairchild, NC7ST04P5X

49 1 U14 IC., EPM240GT100C5N TQFP-100 Altera Corp., EPM240GT100C5N

50 1 U15 IC., NC7SZ04P5X SC70-5 Fairchild, NC7SZ04P5X

51 1 U16 IC., NC7SVU04P5X SC70-5 Fairchild, NC7SVU04P5X

52 4 (Stand-Off) Stand-Off, Nylon 0.25” Keystone, 8831(Snap On)

53 1 Fab, Printed Circuit Board Demo Circuit 1501A

1 DC1501A-A

1 1 DC1501A General BOM

2 1 U1 IC., LTC2393CLX-16, LQFP-7X7, 48-Pin Linear Tech., LTC2393CLX-16#PBF

DC1501A-B

1 1 DC1501A General BOM

2 1 U1 IC., LTC2392CLX-16 LQFP-7X7, 48-Pin Linear Tech,. LTC2392CLX-16#PBF

DC1501A-C

1 1 DC1501A-C General BOM

2 1 U1 IC., LTC2391CLX-16 LQFP-7X7, 48-Pin Linear Tech,. LTC2391CLX-16#PBF

PARTS LIST

9dc1501A

DEMO MANUAL DC1501A

SCHEMATIC DIAGRAM5 5

4 4

3 3

2 2

1 1

DD

CC

BB

AA

FLT

EX

T_V

CM

80M

Hz

MA

XC

LK

3.3V

PP

AIN

+0V

-4.

096V

AIN

-0V

-4.

096V

-IN

PU

T

2.048V

GND

-AIN

VC

ME

XT

INT

RE

FS

NS

GN

D

RE

FIN

EX

TA

DC

RE

FO

UT

RE

FIN

GN

D

CS

L

RD

L

HIG

HLO

W

-CO

UP

LIN

GA

CD

C

DC

AC

+C

OU

PLI

NG

SE

R_P

AR

L

OB

/2C

L

VR

EF

+3.

3V

+3.

3V

+5V +3.

3V

+3.

3V

BU

SY

D17

D16

D15

D14

D13

/SC

LKD

12/S

DO

UT

D11

/SD

IND

10D

9

D7

D6

D5

D4

D3

D2

BY

TE

SW

AP

_D1/

A1

GN

D_D

0/A

0

OB2C

SER_PARL_MODE0

GND_MODE1

CLK

CN

VS

TL

VC

M

VC

M

VR

EF

VC

M_B

IAS

VC

M_B

IAS

VC

M_B

IAS

SE

R_P

AR

L16

_18L

D8

DB

0

DB

1

DB

2

DB

3

DB

4

DB

5

DB

6

DB

7

DB

8

DB

13

DB

12

DB

11

DB

9

DB

10

DB

14

DB

15

CLK

OU

T

CN

VS

T_3

3D

B16

DB

17

SIZE

DA

TE:

ICN

O.

REV

SHEE

TO

F

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.2

DE

MO

CIR

CU

IT15

01A

Th

urs

day

, Oct

ob

er29

, 200

91

2

K. T

RA

N

G. H

OO

VE

R

LOW

NO

ISE

HIG

HSP

EED

SAR

AD

CFA

MIL

YLTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

SIZE

DA

TE:

ICN

O.

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.

DE

MO

CIR

CU

IT15

01A

K. T

RA

N

G. H

OO

VE

R

LTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

SIZE

DA

TE:

ICN

O.

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.

DE

MO

CIR

CU

IT15

01A

K. T

RA

N

G. H

OO

VE

R

LTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

REVI

SIO

NH

ISTO

RYD

ESCR

IPTI

ON

DA

TEA

PPRO

VED

ECO

REV

G. H

OO

VER

PRO

DU

CTI

ON

210

-29-

091EC

ORE

V

PRO

DU

CTI

ON

210

-29-

0911

R10

4.99

KR

10

R38

OP

TR

38O

PT

R47

300

R47

300

C9

OP

TC

9O

PT

C55

OP

TC

55O

PT

R30

1.00

KR

301.

00K

R19

1.00

KR

191.

00K

J20

J20

1

2

3

J7J7

1

2

3

R52

49.9

0402

R52

49.9

0402

R53

opt

R53

opt

R55 OP

T

R55 OP

T

R1 0R1 0

U15

NC

7SZ

04P

5X

U15

NC

7SZ

04P

5X

45 3

2

R54

10K

R54

10K

C11

0.1u

F

C11

0.1u

F

R6 0R6 0

R18

1.00

KR

181.

00K

C36

1uF

C36

1uF

C34

0.1u

FC

340.

1uF

C33

1.0u

FC

331.

0uF

C50

0.1u

FC

500.

1uF

U12

NL1

7SZ

74U

12N

L17S

Z74

CP1

D2

Q3

GN

D4

Q5

CL

R6

PR

7

VC

C8

J16

BN

C

J16

BN

C

C35

0.1u

FC

350.

1uF

R49

33R49

33

C37

10uF

C37

10uF

J11

J11

1

2

3

R48

300

R48

300

U2A

LT18

07C

MS

8U

2ALT

1807

CM

S8

+IN

3

-IN

2O

UT

1

J21

J21

1

2

3

C1

OP

TC

1O

PT

U16

NC

7SV

U04

P5X

U16

NC

7SV

U04

P5X

4

5 3

2

J1

3201

S-4

0G1

J1

3201

S-4

0G1

11

22

33

44

55

66

77

88

99

10

10

11

11

12

12

13

13

14

14

15

15

16

16

17

17

18

18

19

19

20

20

21

21

22

22

23

23

24

24

25

25

26

26

27

27

28

28

29

29

30

30

31

31

32

32

33

33

34

34

35

35

36

36

37

37

38

38

39

39

40

40

R17

49.9

1206

R17

49.9

1206

C53

10uF

C53

10uF

U4

24LC

025

U4

24LC

025 A

01

A1

2A

23

VSS4

SD

A5

SC

L6

WP

7

VCC8

C51

10uF

C51

10uF

U1A *

U1A *

SER_PARL_MODE04

GND_MODE15

OB/2CL6

D0

/A0

7D

1/A

18

D2

9D

31

0D

41

1D

51

2D

61

3D

71

4D

81

5D

91

6D

10

21

D1

1/S

DIN

22

D1

2/S

DO

UT

23

D1

3/S

CL

K2

4D

14

25

D1

52

6D

16

27

D1

72

8B

US

Y2

9

RDL30

CSL31

RESET32

PD33

CNVSTL34

REFOUT37

REFIN38

REFSENSE39

-IN

42

+IN

43

VCM36

R45

300

R45

300

R9

4.99

KR

9

C32

0.1u

FC

320.

1uF

C52

OP

TC

52O

PT

R37

1.00

KR

371.

00K

R111K R111K

R4

301

R4

301

R40

10K

R40

10K

R50

opt

R50

opt

R20 33R20 33

C2

2200

pF12

06N

P0

C2

2200

pF12

06N

P0

U2B

LT18

07C

MS

8U

2BLT

1807

CM

S8

-IN

6O

UT

7+

IN5

R3

249

1%R3

249

1%

R46

300

R46

300

J17

BN

C

J17

BN

C

R43

10K

R43

10K

R22 33R22 33

C39

OP

TC

39O

PT

R28

1KR28

1K

J8 J8

1

2

3

R8

4.99

KR

8

R36 OP

TR

36 OP

T

C41

1uF

C41

1uF

R7

301

R7

301

R51

49.9

0402

R51

49.9

0402C

380.

1uF

C38

0.1u

F

C27

0.1u

F

C27

0.1u

F

R121K R121K

R5

301

R5

301

C10

10uF

C10

10uF

U13

NC

7ST

04P

5XU

13N

C7S

T04

P5X

4

5 3

2

R29

OP

TR

29O

PT

R2

249

1%R2

249

1%

R42

10K

R42

10K

J18

BN

C

J18

BN

C

J2J2

1 2

3

5 6

4

E1

E1

LT17

90A

CS

6-4.

096

U5

LT17

90A

CS

6-4.

096

U5

GN

D

1

GN

D

2

Vin

4V

ou

t6

C54

OP

TC

54O

PT

ON

1234

SW

121

9-4M

ST

ON

1234

SW

121

9-4M

ST

12

87

3

5 6

4

J6J6

1

2

3

R41

10K

R41

10K

*M

sps

1J2

SHU

NTFU

LLY

DIFF

EREN

TIAL

YES

YES

YES

-AAS

SYU1

LTC2

393C

LX-1

6BI

TS 160.

5-B

LTC2

392C

LX-1

616

0.25

-CLT

C239

1CLX

-16

16

-AIN

-AIN

-AIN

10dc1501A

DEMO MANUAL DC1501A

SCHEMATIC DIAGRAM5 5

4 4

3 3

2 2

1 1

DD

CC

BB

AA

+9V

/+10

VIN

+1.

8V

+3.

3V

+5V

V+

-9V

/-10

VIN

V-

OP

AM

P

OP

AM

P

VC

CIN

T

VC

CIO

AD

C_L

OG

IC

GN

D

CN

TR

L

PO

WE

R

VC

CIO

+3.

3V+

2.5V

V+

V-

+5V

+3.

3V

+9V

_IN

+1.

8V

+3.

3V

+5V

V+

-9V

_IN

V-

+3.

3V+

1.8V

+3.

3V

D14

D9

D13

/SC

LK

D15

D3

D4

D7

D8

D16

D6

D2

BU

SY

D11

/SD

IN

D17

D10

D5

D12

/SD

OU

T

BY

TE

SW

AP

_D1/

A1

GN

D_D

0/A

0

SE

R_P

AR

L_M

OD

E0

OB

2C

GN

D_M

OD

E1

SE

R_P

AR

L

16_1

8L

DB

0

DB

8

DB

14

DB

1

DB

10

DB

6

DB

13

DB

12

DB

5

DB

7

DB

11

CLK

OU

T

DB

15

DB

4

DB

2

DB

9

DB

3

CLK

DE

V_O

E

DE

V_C

LRN

CN

VS

T_3

3

DB

16

DB

17

SIZE

DA

TE:

ICN

O.

REV

SHEE

TO

F

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.2

DE

MO

CIR

CU

IT15

01A

Th

urs

day

, Oct

ob

er29

, 200

92

2

K. T

RA

N

G. H

OO

VE

R

LOW

NO

ISE

HIG

HSP

EED

SAR

AD

CFA

MIL

YLTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

SIZE

DA

TE:

ICN

O.

REV

SHEE

TO

F

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.2

DE

MO

CIR

CU

IT15

01A

Th

urs

day

, Oct

ob

er29

, 200

92

2

K. T

RA

N

G. H

OO

VE

R

LOW

NO

ISE

HIG

HSP

EED

SAR

AD

CFA

MIL

YLTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

SIZE

DA

TE:

ICN

O.

REV

SHEE

TO

F

TITL

E:

CON

TRAC

TN

O.

APP

ROVA

LS

PCB

DES

.

ENG

.

TE

CH

NO

LO

GY

Fax:

(408

)434

-050

7

Milp

itas,

CA

9503

5Ph

one:

(408

)432

-190

0

1630

McC

arth

yBl

vd.

LTC

Confi

dent

ial-F

orCu

stom

erU

seO

nly

CUST

OM

ERN

OTI

CELI

NEA

RTE

CHN

OLO

GY

HA

SM

AD

EA

BEST

EFFO

RTTO

DES

IGN

ACI

RCU

ITTH

AT

MEE

TSCU

STO

MER

-SU

PPLI

EDSP

ECIF

ICA

TIO

NS;

HO

WEV

ER, I

TRE

MA

INS

THE

CUST

OM

ER'S

RESP

ON

SIBI

LITY

TOVE

RIFY

PRO

PER

AN

DRE

LIA

BLE

OPE

RATI

ON

INTH

EA

CTU

AL

APP

LICA

TIO

N.

COM

PON

ENT

SUBS

TITU

TIO

NA

ND

PRIN

TED

CIRC

UIT

BOA

RDLA

YOU

TM

AY

SIG

NIF

ICA

NTL

YA

FFEC

TCI

RCU

ITPE

RFO

RMA

NCE

OR

RELI

ABI

LITY

. CO

NTA

CTLI

NEA

RTE

CHN

OLO

GY

APP

LICA

TIO

NS

ENG

INEE

RIN

GFO

RA

SSIS

TAN

CE.

THIS

CIRC

UIT

ISPR

OPR

IETA

RYTO

LIN

EAR

TECH

NO

LOG

YA

ND

SCH

EMA

TIC

SUPP

LIED

FOR

USE

WIT

HLI

NEA

RTE

CHN

OLO

GY

PART

S.2

DE

MO

CIR

CU

IT15

01A

Th

urs

day

, Oct

ob

er29

, 200

92

2

K. T

RA

N

G. H

OO

VE

R

LOW

NO

ISE

HIG

HSP

EED

SAR

AD

CFA

MIL

YLTC23

XXCLX

FAMILY

BSC

ALE

:NO

NE

REVI

SIO

NH

ISTO

RYD

ESCR

IPTI

ON

DA

TEA

PPRO

VED

ECO

REV

G. H

OO

VER

PRO

DU

CTI

ON

210

-29-

091

REVI

SIO

NH

ISTO

RYD

ESCR

IPTI

ON

DA

TEA

PPRO

VED

ECO

REV

G. H

OO

VER

PRO

DU

CTI

ON

210

-29-

091

REVI

SIO

NH

ISTO

RYD

ESCR

IPTI

ON

DA

TEA

PPRO

VED

ECO

REV

G. H

OO

VER

PRO

DU

CTI

ON

210

-29-

091

C26

47uF

1210

16V

C26

47uF

1210

16V

J13

J13

1

2

3

U6

LT17

63C

S8-

1.8

U6

LT17

63C

S8-

1.8

OU

T1

SE

N2

GND3

BY

P4

SH

DN

5

GND6

GND7

IN8

C29

0.1u

FC

290.

1uF

C14

10uF

10V

C14

10uF

10V

C31

0.1u

FC

310.

1uF

C44

0.1u

FC

440.

1uF

C23

1uF

16V

C23

1uF

16V

U10

LT19

64E

S5-

SD

U10

LT19

64E

S5-

SD

GN

D1

AD

J4

SH

DN

3IN

2O

UT

5

U14

BE

PM

240T

U14

BE

PM

240T

IO2

62

6

IO2

72

7

IO2

82

8

IO2

92

9

IO3

03

0

IO3

33

3

IO3

43

4

IO3

53

5

IO3

63

6

IO3

73

7

IO3

83

8

IO3

93

9

IO4

04

0

IO4

14

1

IO4

24

2

IO4

74

7

IO4

84

8

IO4

94

9

IO5

05

0

C25

1uF

16V

C25

1uF

16V

E9

E9

U8

LT17

63C

S8-

5U

8LT

1763

CS

8-5

OU

T1

SE

N2

GND3

BY

P4

SH

DN

5

GND6

GND7

IN8

E4

E4

D1

D1

C42

0.1u

FC

420.

1uF

C48

0.1u

FC

480.

1uF

R14

1.00

KR

141.

00K

E3

E3

C24

1uF

16V

C24

1uF

16V

C13

10uF

10V

C13

10uF

10V

R33

1KR

331K

E2

E2

C5

1uF

C5

1uF

C47

0.1u

FC

470.

1uF

C19

0.01

uFC

190.

01uF

C16

1uF

16V

C16

1uF

16V

E8

E8

C40

4.7u

F4VC

404.

7uF

4V

C18

10uF

C18

10uF

JTA

GJT

AG

12

356 4

78

10

9

R16

1.00

KR

161.

00K

E7

E7

D7

D7

D10

D10

D13

D13

C22

10uF

C22

10uF

D16

D16

R24

1.0

R24

1.0

U14

CE

PM

240T

U14

CE

PM

240T

IO5

15

1

IO5

25

2

IO5

35

3

IO5

45

4

IO5

55

5

IO5

65

6

IO5

75

7

IO5

85

8

IO6

16

1

IO6

66

6

IO6

76

7

IO6

86

8

IO6

96

9

IO7

07

0

IO7

17

1

IO7

27

2

IO7

37

3

IO7

47

4

IO7

57

5

D6

D6

D9

D9

D12

D12

D15

D15

D8

D8

D11

D11

D14

D14

D17

D17

U14

FE

PM

240T

U14

FE

PM

240T

VC

CIN

T1

3

VC

CIN

T6

3

VC

CIO

19

VC

CIO

13

1

VC

CIO

29

4

VC

CIO

14

5

VC

CIO

25

9

VC

CIO

28

0

GN

D1

0

GN

D1

1

GN

D3

2

GN

D4

6

GN

D6

0

GN

D9

3

GN

D6

5

GN

D7

9

U14

EE

PM

240T

U14

EE

PM

240T

GC

LK

01

2

GC

LK

11

4

GC

LK

26

2

GC

LK

36

4

DE

V_

OE

43

DE

V_

CL

RN

44

TM

S2

2

TD

I2

3

TC

K2

4

TD

O2

5

R26

1.54

KR

261.

54K

C45

0.1u

FC

450.

1uF

D5

D5

C28

10uF

C28

10uF

U2C

LT18

07C

MS

8U

2CLT

1807

CM

S8

V-

4V

+8

C12

1uF

16V

C12

1uF

16V

U1B

*U

1B*

OGND17

GND1

GND20

GND35

GND41

GND44

AVP/AVL47

AVP46

AVP45

AVP40

AVP2

DVP19

DVP/DVL3

OVP18

GND48

U7

LT17

63C

S8

U7

LT17

63C

S8

OU

T1

SE

N2

GND3

BY

P4

SH

DN

5

GND6

GND7

IN8

D0

D0

R15

3.92

KR

153.

92K

R13

3.92

KR

133.

92K

D3

D3

C49

0.1u

FC

490.

1uF

R25

1.69

KR

251.

69K

D2

D2

R32

1KR

321K

D4

D4

R34

1KR34

1K

C17

0.01

uFC

170.

01uF

C43

0.1u

FC

430.

1uF

C7

1uF

C7

1uF

U14

DE

PM

240T

U14

DE

PM

240T

IO7

67

6

IO7

77

7

IO7

87

8

IO8

18

1

IO8

28

2

IO8

38

3

IO8

48

4

IO8

58

5

IO8

68

6

IO8

78

7

IO8

88

8

IO8

98

9

IO9

09

0

IO9

19

1

IO9

29

2

IO9

59

5

IO9

69

6

IO9

79

7

IO9

89

8

IO9

99

9

IO1

00

10

0

C15

0.01

uFC

150.

01uF

C21

0.01

uFC

210.

01uF

R31

1KR

311K

U14

AE

PM

240T

U14

AE

PM

240T

IO1

1

IO2

2

IO3

3

IO4

4

IO5

5

IO6

6

IO7

7

IO8

8

IO1

51

5

IO1

61

6

IO1

71

7

IO1

81

8

IO1

91

9

IO2

02

0

IO2

12

1

U9

LT17

63C

S8

U9

LT17

63C

S8

OU

T1

SE

N2

GND3

BY

P4

SH

DN

5

GND6

GND7

IN8

C20

10uF

C20

10uF

C4

1uF

C4

1uF

R35

10K

R35

10K

E6

E6

R27

2.80

K

R27

2.80

K

C46

0.1u

FC

460.

1uF

BU

SY

BU

SY

E5

E5

C30

10uF

C30

10uF

11dc1501A

DEMO MANUAL DC1501A

SCHEMATIC DIAGRAM

12dc1501A

DEMO MANUAL DC1501A

Top Silkscreen

PCB LAYOUT AND FILM

Top Solder Paste

13dc1501A

DEMO MANUAL DC1501A

Layer 1 - Top Layer

PCB LAYOUT AND FILMTop Solder Mask

14dc1501A

DEMO MANUAL DC1501A

PCB LAYOUT AND FILMLayer 2 - GND Plane 1

Layer 3 - GND Plane 2

15dc1501A

DEMO MANUAL DC1501A

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

PCB LAYOUT AND FILMLayer 4 - Bottom Layer

Bottom Solder Mask

16dc1501A

DEMO MANUAL DC1501A

Linear Technology Corporation1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com © LINEAR TECHNOLOGY CORPORATION 2010

LT 0410 • PRINTED IN USA

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union direc-tive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.

LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. Common sense is encouraged.

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC applica-tion engineer.

Mailing Address:

Linear Technology

1630 McCarthy Blvd.

Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation

DEMO MANUAL DC1501A LTC2393-16/LTC2392-16/ LTC2391 …

Documents

Transcript of DEMO MANUAL DC1501A LTC2393-16/LTC2392-16/ LTC2391 …