Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ,...

44
Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe the features and functions of the PCI bus, and install and configure a PCI adapter card Describe the features and functions of the various video buses, and install and configure an AGP adapter card

TAGS:

Transcript of Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ,...

Page 1: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Bus structures

Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address,

DMA, and base memory address Describe the features and functions of

the PCI bus, and install and configure a PCI adapter card

Describe the features and functions of the various video buses, and install and configure an AGP adapter card

Page 2: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Topic A

Topic A: Buses Topic B: Host system interaction Topic C: The PCI bus Topic D: Video buses

Page 3: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Buses

Communication pathway Four types

– Address– Data– Expansion– Video

Page 4: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PCI bus slots

Page 5: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

An AGP video bus slot

Page 6: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

The riser bus

Brings the basic wiring and control of a function to a motherboard

Decreases cost Three riser standards:

– Advanced Communication Riser (ACR) – Audio/Modem Riser (AMR) – Communication and Networking Riser

(CMR)

Page 7: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity A-1

Examining buses

Page 8: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Topic B

Topic A: Buses Topic B: Host system interaction Topic C: The PCI bus Topic D: Video buses

Page 9: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

System interaction

Gain the attention of the CPU Access shared memory locations Extend the system BIOS Transfer data across the bus

Page 10: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Interrupts

Signal CPU that attention is needed– CPU stops what it was doing– Services the device request– Returns to its previous task

Polling– Inefficient alternative to interrupts

Page 11: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Running processes

Page 12: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

IRQs

Numerical addresses Help CPU identify interrupt source Enforce priority of interrupts Common IRQs

– IRQ 1: Keyboard– IRQ2: Cascade IRQs 9-15– IRQ4: COM1– IRQ6: Floppy– IRQ12: PS/2 mouse– IRQ14: Primary IDE hard drive

Page 13: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Assigning IRQs

Manually assign for older PC designs– DIP switches– Jumpers– Proprietary software

Common for conflicts Plug and Play (PnP) in new PC

designs

Page 14: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Device Manager - IRQs

Page 15: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity B-1

Examining running processes and IRQ assignments

Page 16: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

I/O addresses

Identify section of shared memory Range of memory addresses Hexadecimal

Page 17: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Device Manager–I/O addresses

Page 18: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity B-2

Viewing your computer’s I/O address assignments

Page 19: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

DMA channels

DMA controller relieves CPU DMA channels Largely replaced by other techniques

Page 20: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Device Manager–DMA channels

Page 21: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity B-3

Viewing your computer’sDMA channel assignments

Page 22: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Base memory addresses

Starting memory address of BIOS extensions– Display adapters– SCSI controllers– IDE controllers

Page 23: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Device Manager–Base memory

Page 24: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity B-4

Viewing your computer’s base memory address assignments

Page 25: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Topic C

Topic A: Buses Topic B: Host system interaction Topic C: The PCI bus Topic D: Video buses

Page 26: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PC/XT bus

8-bit bus– IBM PC and IBM XT

4.77 MHz clock speed 1.6 Mbps maximum data transfer rate

(0.4 MBps) Supported IRQs 0-8 Configured with DIP switches or

jumpers

Page 27: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PC/XT card

Page 28: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

DIP switches and jumpers

Page 29: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PC/AT and ISA bus

16-bit bus– IBM AT, clones, 80386/486, current PCs

8 MHz clock speed 8 MBps maximum data transfer rate

Page 30: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

ISA adapter

Page 31: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

ISA expansion bus slot

ISA slot

Page 32: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PCI bus

32- or 64-bit bus– Pentium PCs

33 or 66 MHz clock speed 133-533 MBps maximum data transfer

rate Up to 8 functions on a single card Up to 5 card/slots per system Requires PnP

Page 33: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PCI adapter

Page 34: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PCI slots

Page 35: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

PCIe

Newer standard Uses serial communication Link Lanes x1 (by-one) x1, x2, x4, x8, x12, x16, and x32 bus

widths Can up-plug Can’t down-plug

Page 36: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity C-1

Installing a PCI card

Page 37: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Topic D

Topic A: Buses Topic B: Host system interaction Topic C: The PCI bus Topic D: Video buses

Page 38: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Need for video buses

Older PC designs just used expansion bus

Graphical interfaces involve massive amounts of graphics data

Specialized buses developed to be fast enough

Page 39: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

VESA local bus

32- or 64-bit bus– Pentium PCs

33 or 66 MHz clock speed Popular on 80486-based PCs Generally software configurable No longer used

Page 40: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

VLB adapter

Page 41: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

AGP adapter

Note the hook

Page 42: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

AGP

Technically a port, not a bus 32-bit bus 33 or 66 MHz clock speed Speed “pumped” to as much as 533

MHz DIrect Memory Execute (DIME) 266-2133 MBps maximum data

transfer rate PnP configurable

Page 43: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Activity D-1

Installing an AGP adapter

Page 44: Course ILT Bus structures Unit objectives Describe the primary types of buses Define interrupt, IRQ, I/O address, DMA, and base memory address Describe.

Cou

rse

ILT

Unit summary

Described the primary types of buses Defined interrupt, IRQ, I/O address,

DMA, and base memory address Described the features and functions

of the PCI bus, and installed and configure a PCI adapter card

Described the features and functions of the various video buses, and installed and configure an AGP adapter card


2018 PUBLIC ACCOUNTABILITY QUESTIONNAIRE - HealthTrusthealthtrustpg.com/dl/EC.HT.HPGII_Public_Q.pdf · Describe the GPO’s policies and procedures that address activities, including

2018 PUBLIC ACCOUNTABILITY QUESTIONNAIRE - HealthTrusthealthtrustpg.com/dl/EC.HT.HPGII_Public_Q.pdf · Describe the GPO’s policies and procedures that address activities, including

S01USMOBS169 OS new - acpi.info new.pdf · ACPI system description table definitions ... IRQ Routing Problem Discovered ... the OS assigns IRQ 6 to the PCI device.

S01USMOBS169 OS new - acpi.info new.pdf · ACPI system description table definitions ... IRQ Routing Problem Discovered ... the OS assigns IRQ 6 to the PCI device.

SECRET//REL TO USA, IRQ, MCFI//20151003 DISPLAY ONLY …

SECRET//REL TO USA, IRQ, MCFI//20151003 DISPLAY ONLY …

dr MicHAeL HougH AM, rFd, ed - ASLA Documents/A… · address presented by the author at the ... Digital Natives to describe younger learners, and Digital Immigrants to describe older

dr MicHAeL HougH AM, rFd, ed - ASLA Documents/A… · address presented by the author at the ... Digital Natives to describe younger learners, and Digital Immigrants to describe older

IRQ, DMA and I/O Ports - Introduction -

IRQ, DMA and I/O Ports - Introduction -

IQBoard IRQ User Manual IRQ... · 2019-05-06 · IQBoard IRQ is provided with powerful IQ Interactive Education Platform 6.0 software , which makes your operation on interactive whiteboard

IQBoard IRQ User Manual IRQ... · 2019-05-06 · IQBoard IRQ is provided with powerful IQ Interactive Education Platform 6.0 software , which makes your operation on interactive whiteboard

Review Previous Lesson 1. Describe those 4 physical network architectures. 2. Node, host, NIC, hardware address, Ethernet address, protocol, Packet, datagram,

Review Previous Lesson 1. Describe those 4 physical network architectures. 2. Node, host, NIC, hardware address, Ethernet address, protocol, Packet, datagram,

The IPv6 Address Space - 123seminarsonly.com · • Describe the IPv6 address space, ... Table 3-1 lists the conversion between binary, ... as the subnet mask.

The IPv6 Address Space - 123seminarsonly.com · • Describe the IPv6 address space, ... Table 3-1 lists the conversion between binary, ... as the subnet mask.

Q-IRQ-VAC-17-086 - Reporting Officer - Erbil · Q-IRQ-VAC-17-086 POSITION: Reporting Officer DUTY STATION: Erbil EMPLOYMENT TYPE: Full-time (Sun. to Thur. 08h00-16h00) CONTRACT DURATION:

Q-IRQ-VAC-17-086 - Reporting Officer - Erbil · Q-IRQ-VAC-17-086 POSITION: Reporting Officer DUTY STATION: Erbil EMPLOYMENT TYPE: Full-time (Sun. to Thur. 08h00-16h00) CONTRACT DURATION:

The Stimulating and Instrumental Risk Questionnaire (S & IRQ)

The Stimulating and Instrumental Risk Questionnaire (S & IRQ)

Chapter 8 Intro to Routing & Switching. Upon completion of this chapter, you should be able to: Describe the structure of an IPv4 address. Describe.

Chapter 8 Intro to Routing & Switching. Upon completion of this chapter, you should be able to: Describe the structure of an IPv4 address. Describe.

6 IRQ Controller

6 IRQ Controller

41-133.2F Type IRQ Directional Overcurrent - … · Type IRQ Directional Overcurrent 41-133.2F ... cylindrical plunger, with a silver disc mounted on its lower end, moves in the core

41-133.2F Type IRQ Directional Overcurrent - … · Type IRQ Directional Overcurrent 41-133.2F ... cylindrical plunger, with a silver disc mounted on its lower end, moves in the core

FDC37C669 PC 98/99 Compliant Super I/O Floppy Disk ...- 48 Base I/O Address, Seven IRQ and Three DMA Options • Floppy Disk Available on Parallel Port Pins • Enhanced Digital Data

FDC37C669 PC 98/99 Compliant Super I/O Floppy Disk ...- 48 Base I/O Address, Seven IRQ and Three DMA Options • Floppy Disk Available on Parallel Port Pins • Enhanced Digital Data

LHC IRQ Tie Bar Redesign Using Sleeves – Preliminary

LHC IRQ Tie Bar Redesign Using Sleeves – Preliminary

D203 – 6U CompactPCI®/ PXI™ M-Module™ Carrier Board ... · † Eight trigger lines compliant with PXI™ Specification † Routing of PXI™ trigger lines to ... IRQ# /IRQ

D203 – 6U CompactPCI®/ PXI™ M-Module™ Carrier Board ... · † Eight trigger lines compliant with PXI™ Specification † Routing of PXI™ trigger lines to ... IRQ# /IRQ

SKLS-IRQ-1403 Coating&Painting Inspection-Grade2

SKLS-IRQ-1403 Coating&Painting Inspection-Grade2

ýøÔcÓ&¸ á ³3 Ó {§Ê³K - NXP Semiconductors · • IRQ interrupt hardware mask, flag bit, and request bit • Mask option for sensitivity on IRQ interrupt (edge- and level-sensitive

ýøÔcÓ&¸ á ³3 Ó {§Ê³K - NXP Semiconductors · • IRQ interrupt hardware mask, flag bit, and request bit • Mask option for sensitivity on IRQ interrupt (edge- and level-sensitive

RTEMS Reference Manualeh60/spring2006/EE 458...Game Boy Advance registers. 4.5 gba/irq/ Directory Reference gba irq include 12 Files • file bsp_irq_asm.S Intererrupt handler for

RTEMS Reference Manualeh60/spring2006/EE 458...Game Boy Advance registers. 4.5 gba/irq/ Directory Reference gba irq include 12 Files • file bsp_irq_asm.S Intererrupt handler for

1 System Resources. 2 Interrupt Request (IRQ) Channels Interrupt Request (IRQ) Channels Direct Memory Access (DMA) Channels Direct Memory Access (DMA)

1 System Resources. 2 Interrupt Request (IRQ) Channels Interrupt Request (IRQ) Channels Direct Memory Access (DMA) Channels Direct Memory Access (DMA)