Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your...
Transcript of Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your...
![Page 1: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/1.jpg)
1© 2014 MathWorks, Inc.
Connecting MATLAB & Simulink with your
SystemVerilog Workflow for Functional
Verification
Corey Mathis
Industry Marketing Manager – Communications, Electronics, and Semiconductors
MathWorks
![Page 2: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/2.jpg)
2
Who is MathWorks?
![Page 3: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/3.jpg)
3
System Design & Simulation in Simulink
Model continuous-time and
discrete-time components
together
Express analog filters as
Laplace transforms or RLC
circuits
Variable step ODE solvers
Feedback control loops,
VCOs, PLLs
Unique advantages
![Page 4: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/4.jpg)
4
ASIC/SoC Design FlowModel-Based Design Integration
AS
IC/S
oC
-LE
VE
L T
ES
T &
VE
RIF
ICA
TIO
N
ASIC/SoC-LEVEL INTEGRATION
ALGORITHM INTEGRATION
ALGORITHM IMPLEMENTATION
ALG
OR
ITH
M T
ES
T &
VE
RIF
ICA
TIO
N
RF
AnalogHDL
TransistorMCU DSP FPGA ASIC
C/C++
MODEL GENERATION
ALGORITHM DESIGN
Environment Models
Timing and Control Logic
Digital Models RF ModelsAnalog Models
Algorithms
REQUIREMENTSRESEARCH
SystemC SystemVerilog
![Page 5: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/5.jpg)
5
Design GapHow to bridge MathWorks tools and EDA tools?
?
How do I reuse AMS models from Simulink in an EDA environment?
How can I reuse my testbench for digital ASIC verfication?
![Page 6: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/6.jpg)
6
Co-simulation with Simulink
Verify the detailed level design:
– within the context of a full system simulation
– using the visualization and analysis capabilities of Simulink and
MATLAB
– testing each module independently of other modules
![Page 7: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/7.jpg)
7
Using Co-simulation for Model Elaboration
Ideal behavioral model
Cosimulation
Refined model
![Page 8: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/8.jpg)
8
SystemVerilog Testbench Environment
System Verilog DPI-C Component GenerationReuse of models in SystemVerilog Testbench
Develop– System components (IP and test
benches) in Simulink and MATLAB
– Model, Simulate, and Verify
Export– Components as C code with
SystemVerilog wrappers
Integrate– DPI-C components in Virtuoso and
Incisive
Verify– Verification of the complete system
design!
Algorithmic System-level Testbench
Component
ModelAnalysis
Component
Model
Environment
Model
Data
Source
Alg
ori
thm
Component
Model
DPI-C
Embedded Coder
HDL Verifier
DPI-C DPI-C DPI-C
![Page 9: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/9.jpg)
9
Using C Code Generation and the DPI-C Interface
1. Generate C code from your Simulink model
2. Automatically wrap the C code using the DPI-C interface
3. Import, build and simulate an equivalent behavioral
SystemVerilog model in your IC design tool
Simulink
3. Cadence
2. SystemVerilog wrapper
1. C Code
![Page 10: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/10.jpg)
10
Benefits of C Code Generation and DPI-C Export
Fast simulation using the native SystemVerilog API
IC design tool independent
Customizable approach supported by MathWorks
Leverages mature C code generation technology
Most suitable for testbench generation and IC verification
Support discrete and continuous time signals
Simulink
Cadence
![Page 11: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/11.jpg)
11
Some Details …
![Page 12: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/12.jpg)
12
Mixed-Signal ADC Model
Sine Wave
Signal Source
Analog
Low Pass Filter
First Order
Sigma Delta
Digital
Decimator Filter
![Page 13: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/13.jpg)
13
Export of Mixed-Signal Models
Continuous time signals
Discrete time solver
![Page 14: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/14.jpg)
14
From Variable to Fixed Time Step Solver
Chose a fixed sample time that it is small enough to
give correct results
Tradeoff accuracy and simulation time
Large time step Small time step
![Page 15: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/15.jpg)
15
Fast Rate
Clocks in SystemVerilog Determine the
Scheduling of the Execution
Simulink handles multi-rate systems automatically
Simulink supports model generation for hierarchical subsystems or individual
components
Need to define multi-rate clocks to schedule the SystemVerilog execution
when different rate components are generated
Slow Rate
Fast Clock Slow Clock
![Page 16: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/16.jpg)
16
Model Analog Circuits with Simscape
Model analog electronics with Simscape
Generate a SystemVerilog component for simulation in
the IC Design Tools
![Page 17: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/17.jpg)
17
Digital Workflow
HDL Coder
– Used to generate synthesible RTL
HDL for design models
SystemVerilog DPI-C
– Reuse of golden testbench: Signal sources
Enviorment and channel models
Measurement block and algorithms
Support for
– MATLAB
– Simulink
– Stateflow
SystemVerilog Testbench Environment
Algorithmic System-level Testbench
Component
ModelAnalysis
Component
Model
Environment
Model
Data
Source
Alg
ori
thm
Component
Model
DPI-C
HDL Coder
RTL HDL
(VHDL, Verilog)RTL HDL
(VHDL, Verilog)DPI-C
![Page 18: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/18.jpg)
18
Digital Workflow Example
MathWorks can export HDL code for pure digital models
Testbenches need to be exported to Cadence via DPI-C
![Page 19: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/19.jpg)
19
1. Generate synthesizable Verilog or VHDL for design components
Digital Workflow Example
![Page 20: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/20.jpg)
20
2. Generate C code with SystemVerilog wrappers for testbench components
Digital Workflow Example
![Page 21: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/21.jpg)
21
3. Import HDL and SystemVerilog into Cadence for simulation/verification
Digital Workflow Example
![Page 22: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/22.jpg)
22
Certified by STARC
http://www.mathworks.com/company/newsletters/articles/a-next-generation-workflow-for-system-level-design-of-mixed-signal-integrated-circuits.html
![Page 23: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/23.jpg)
23
MATLAB & Simulink provide a diverse environment for
early stage design exploration
Co-simulation provides a means of elaborating on initial
behavioral models to match detailed level designs
The DPI-C link for SystemVerilog provides a robust way of
exporting behavioral models from MathWorks tools into
Cadence for the purpose of functional verification
SystemVerilog Workflow Summary
![Page 24: Connecting MATLAB & Simulink with your SystemVerilog ... · Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing](https://reader031.fdocuments.us/reader031/viewer/2022013110/5e0547d87300b8765b28f0ef/html5/thumbnails/24.jpg)
24
Q / A