Configurations and Considerations for DDR Memory
description
Transcript of Configurations and Considerations for DDR Memory
![Page 1: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/1.jpg)
Configurations and Considerations for DDR Memory
Bill Gervasi
Chairman, JEDEC Memory Parametrics
![Page 2: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/2.jpg)
Agenda
• DDR Market Takes Off!
• DDR Configurations
• The JEDEC Standards Process
• DIMMs & SO-DIMMs
• Making the Most of DDR Technology
• Previews of Coming Attractions
![Page 3: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/3.jpg)
A Look at the DDR Market
![Page 4: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/4.jpg)
DDR Market Takes Off!Servers
Workstations
PC Segment 2
PC Segment 1
PC Segment 0
Mobile
Graphics
1H00 2H00 1H01
DDR
DDR
Rambus DDR
PC100 DDR
PC133
PC133
DDR
DDR
2H01
DDR
PC133
PC133
PC133
PC133
![Page 5: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/5.jpg)
DDR Configurations
![Page 6: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/6.jpg)
DDR Configurations
TSOP-II
SO-DIMM
DIMM
TQFP
![Page 7: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/7.jpg)
DDR Naming Conventions
• Chips have adopted “DDR” naming– Describes data rate per pin in MHz– DDR-266A is the fastest bin: 266 MHz data rate at CL 2.0– DDR-266B is the bulk bin: 266 MHz data rate at CL 2.5– DDR-200 is the catchall bin: 200 MHz data rate at any CL
• Modules retain the “PC” name– Describes data rate per module in MB/s– PC-2100 is the fastest bin: 2.1 GB/s on a 64 bit bus– PC-1600 is the catchall bin: 1.6 GB/s on a 64 bit bus
• Small Systems specs retain “SS” name– SS-333 and SS-400 for 333 & 400 MHz data rates per pin
![Page 8: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/8.jpg)
DDR Configurations, Chips
66 pin TSOP-II– Used for DDR-266 and DDR-200– Inexpensive high volume plastic package– Compatible pinout for X4, X8, X16– 64Mb to 512Mb; 1Gb in development
100 pin TQFP– Used for SS-333 and SS-400– Inexpensive high volume plastic package– X32 configuration– 64Mb and 128Mb
![Page 9: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/9.jpg)
DDR Configurations, Modules
Desktop & Server184 pins, 5.25” long
X64 or X72 (ECC)
64MB to 2GB
Mobile & Small Form Factor200 pins, 2.7” long
X64 or X72 (ECC)
32MB to 512MB
![Page 10: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/10.jpg)
JEDEC Standards Process
![Page 11: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/11.jpg)
The JEDEC Standards Process
• JEDEC is a non-profit standards organization• Suppliers & users and even competitors• Working together to expand the market
![Page 12: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/12.jpg)
How standards get done
• Any company presents a market need• Interested companies form a Task Group• “Design assumptions” from end users• TG members take assignments• TG reviews simulations, promotes results:
– Rev 0.1 = Straw man proposal– Rev 0.2 = TG agreement on approach– Rev 0.3 = Passes simulation– Rev 0.5 = Passes in hardware tester– Rev 1.0 = Passes in end user hardware
![Page 13: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/13.jpg)
Task Group to Committee
• Task Group regularly reports to Committee• Ballot presented to Committee for vote• Votes addressed & suggestions gathered• Reballoted to achieve consensus• JEDEC publishes the results
– Full reference design specification– Application notes from design assumptions– Free module gerbers for industry use
• TG reforms as needed for ECOs, upgrades
![Page 14: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/14.jpg)
Standards Process in Action:The DDR SO-DIMM
![Page 15: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/15.jpg)
DDR SO-DIMM Standardization
• Initial concept by Hitachi and Transmeta• Task Group formed:
ALi, AMD, AMI2, AMP, ATP, Celestica, Hitachi, Hyundai, IBM, InterWorks, Kentron, Melco, Micron, Molex, PNY, Samsung, SiQual, Toshiba, Transmeta, Via
• Tasks divided:– AMP: socket definition– Hitachi: x16 chips, two bank– Samsung: x8 chips, one bank– Melco: x16 chips, one bank; x64 or x72 bus
![Page 16: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/16.jpg)
DDR SO-DIMM Sockets
UserConfiguration
Layout
Height
End UserAccess
![Page 17: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/17.jpg)
DDR SO-DIMM Assumptions
Memory
Controller
Address& Control
Data
Data
SeriesTermination
ParallelTermination
SO
-DIM
M 0
SO
-DIM
M 1
LCRS LRSD0 LD0D1 LD1RT
10-15mm10-15mm10-15mm60-90mmBase Assumption
LD1RTLD0D1LRSD0LCRSSystem
Flexible model accounts for real system layouts
![Page 18: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/18.jpg)
DDR SO-DIMM Assumptions
SDRAM
SDRAMDQDQSDMCB
Socket
LRSD0
TL1
255%
225%
TL2
TL0
LD0D1
R/C A, 2 Banks
LD1RT
255%VTT
SDRAM
SDRAM
SocketTL1225%
TL2
TL0
R/C A, 2 Banks
Memory
Controller
SO-DIMM 0
SO-DIMM 1
LCRS
Full system model developed for each signal
MotherboardTrace = 6010%
DDR SO-DIMMTrace = 6010%
![Page 19: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/19.jpg)
DDR SO-DIMM SimulationsExperimentation with layouts, termination
![Page 20: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/20.jpg)
DDR SO-DIMM Status
• Task Group specification split into 4 sections• ¾ of ballots submitted, all passed in June• 4th section under vote now
Final approval expected in September
![Page 21: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/21.jpg)
Standards Results:The JEDEC Modules
![Page 22: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/22.jpg)
DDR Unbuffered DIMM• Least expensive module• Limits number of loads supportable• Address bus hits all DDR SDRAMs• Fastest access time
Data Data Data DataAddress
DDRSDRAM
DDRSDRAM
DDRSDRAM
DDRSDRAM
![Page 23: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/23.jpg)
DDR Registered DIMM• Doubles density of each module or
halves number of address buses needed• Address bus latched before going to DDR SDRAMs• Access time increased by one clock
Data Data Data DataAddress
Register
DDRSDRAM
DDRSDRAM
DDRSDRAM
DDRSDRAM
![Page 24: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/24.jpg)
When Size Matters
50%smaller
DIMM
SO-DIMM
![Page 25: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/25.jpg)
DDR SO-DIMM
• Newest member of the DDR family• Four configurations, support 32MB to 512MB
Raw Card
#DRAMs
ChipOrg
BusWidth
# Banks
Notes
A 8 X16 64 2 Highest density
B 8 X8 64 1 Highest density
C 4 X16 64 1 Lowest density
C 5 X16 72 1 ECC support
![Page 26: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/26.jpg)
Butterfly SO-DIMMs
• Perfect for notebook, especially thin & light!• Single access door to both SO-DIMMs• Also good for small form factor desktop PCs
CPU
SO-DIMM SOCKET
CPUSO-DIMM SOCKET
Motherboard
![Page 27: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/27.jpg)
Making the Most ofDDR Technology
![Page 28: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/28.jpg)
Serial Presence Detect (SPD)
• Every DDR module contains an EEPROM• Contains parameters for the module
– Speed and access time
– Number and organization of chips
– Special features such as fast random access
– Programmed by module supplier
• Systems use SPD to configure at boot time• Without SPD, systems must use the most conservative
timings!
SPD
![Page 29: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/29.jpg)
Power Management
RelativePower
Clocks ofLatency
Active on 100% 0
Inactive on 3
Active off 1
Inactive off 0.2% 4
Sleep 0.4% 200
PowerState*
12%
4%
* Not industry standard terms – simplified for brevity
![Page 30: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/30.jpg)
Using Power StatesP
ow
er (
mW
)
![Page 31: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/31.jpg)
Power: DDR vs SDR
0
0.5
1
1.5
2
2.5
3
3.5
Throughput per Second per Unit Power
PC-100
1X
DDR-266
3X
PC-133
0.8X
![Page 32: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/32.jpg)
Previews ofComing
Attractions
![Page 33: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/33.jpg)
Next: Small Packages
FBGA• Smaller footprint• Lower inductance• Tighter layouts enabled
![Page 34: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/34.jpg)
Next: DDR FET Switched DIMM• Quadruples density of each module or
doubles number of DIMM slots• Address bus latched before going to DDR SDRAMs• Data bus sees a single load per slot
Data Data Data DataAddress
RegisterFET FETFETFET
DDRSDRAM
DDRSDRAM
DDRSDRAM
DDRSDRAM
![Page 35: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/35.jpg)
Next: DDR II
• Work well under way on DDR II• Double the speed• Lower power• Migration path from DDR I
– Same controller can use DDR I and DDR II– Compatible process technologies
![Page 36: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/36.jpg)
Summary
![Page 37: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/37.jpg)
Summary
• DDR explosion has begun• Configurations for every application
– TSOPs and TQFPs for point to point– Unbuffered & Registered DIMMs for
desktops & servers– SO-DIMMs for mobile & small desktop
• JEDEC is the industry working together
![Page 38: Configurations and Considerations for DDR Memory](https://reader036.fdocuments.us/reader036/viewer/2022081603/5681431a550346895daf7824/html5/thumbnails/38.jpg)
Memory of choice for the future