Computer Architecture - Hardware - Lesson 8A - I/O Devices - Eric Vanderburg
-
Upload
eric-vanderburg -
Category
Technology
-
view
111 -
download
1
description
Transcript of Computer Architecture - Hardware - Lesson 8A - I/O Devices - Eric Vanderburg
Eric Vanderburg – Core Hardware © 2005
Computer Architecture:Core Hardware
Chapter 8I/O Devices
Eric Vanderburg
Eric Vanderburg – Core Hardware © 2005
Ports• Serial – 115/128kbps
• Parallel – 1.5Mbps
• USB– 1.1 – 12Mbps– 2.0 – 480Mbps
• Firewire– 1394a – 400Mbps– 1394b – 800Mbps, 1.2Gbps, 3.2Gbps
• IRDA - 9.6 - 115.2Kbps
• Gameport/MIDI
Eric Vanderburg – Core Hardware © 2005
Serial• Can be linked to a COM port which
assigns it IRQ & I/O address settings
• 9 pin and 25 pin male ports
• Only 9 pins
• RS (Reference Standard) – 232
• 25 pin cable can be used for null modems
Eric Vanderburg – Core Hardware © 2005
Parallel• 25 pin female connector
• Cables cannot be too long. 12-18 ft max even though no actual max is defined
• SPP (Standard Parallel Port)
• EPP (Enhanced Parallel Port)
• ECP (Enhanced Capabilities Port)
• IEEE 1284
• Can be daisy chained
Eric Vanderburg – Core Hardware © 2005
USB (Universal Serial Bus)• Hot swappable
• Daisy chain or use a hub
• Max 127 devices from one bus
• 2 wires power the device
• 2 wires for communication
Eric Vanderburg – Core Hardware © 2005
Firewire• IEEE 1394
• Hot swappable
• Daisy chainable
• 63 devices on one host controller
• Host controller is the only device that uses resources
• 4 pin cable does not provide power
• 6 pin does
Eric Vanderburg – Core Hardware © 2005
Expansion slots• ISA
• PCI
• PCI-X
• AGP
Eric Vanderburg – Core Hardware © 2005
PCI• PCI (Peripheral Component
Interconnect)
• 33-66MHz
• 32-bit data path
• Allocates available resources to devices. Resources can be shared
• Port determines resource
• Max 532Mbps
Eric Vanderburg – Core Hardware © 2005
PCI-X (PCI Express)• X16 used for graphics
• X8 used for graphics with SLI (Scalable Link Interface)
• X1 for other devices
• 64-bit data path
• Max 5Gbps in current implementation
Eric Vanderburg – Core Hardware © 2005
AGP• AGP (Accelerated Graphics Port)• AGP 1x, 32-bit channel at 66 MHz,
maximum data rate 266 Mbps • AGP 2x, 32-bit channel at 66 MHz double
pumped to an effective 133 MHz, maximum data rate 533 Mbps
• AGP 4x, 32-bit channel at 66 MHz quad pumped to an effective 266 MHz, maximum data rate 1066 Mbps; 1.5 V signaling;
• AGP 8x, 32-bit channel at 66 MHz octuple to an effective 533 MHz, maximum data rate 2133 Mbps; 0.8 V signaling.
• Some are 64 bit as well
Eric Vanderburg – Core Hardware © 2005
ISA• ISA (Industry Standard Architecture)
• Each device requests resources
• Some configured using jumpers or Dip
• Can be PnP or not
Eric Vanderburg – Core Hardware © 2005
Keyboard • Older DIN connector (5 pin)
• “Newer” PS/2 connector (6 pin)– Can be used for mouse as well
• Can be USB
Eric Vanderburg – Core Hardware © 2005
Mouse• PS/2 or USB
• Trackball
• Touchpad
• Optical
• Wheel
• Buttons– L, R, Wheel, Hotkeys
• Wireless