Computer Aided Design

43
1 Computer Aided Design Course 2

description

Computer Aided Design. Course 2. Spice. Simulation. Common File Extensions. .OPJ Capture project file .DSN Capture design file .OLB Capture part library file .UPD Property update file .DRC Design rules check file .BOM Bill of Materials file .EXP Export properties file. - PowerPoint PPT Presentation

Transcript of Computer Aided Design

Page 1: Computer Aided Design

1

Computer Aided Design

Course 2

Page 2: Computer Aided Design

2

Page 3: Computer Aided Design

3

Spice Simulation

Page 4: Computer Aided Design

4

Page 5: Computer Aided Design

5

.OPJ Capture project file

.DSN Capture design file

.OLB Capture part library file

.UPD Property update file

.DRC Design rules check file

.BOM Bill of Materials file

.EXP Export properties file

Common File Extensions

.MNL Layout netlist file

.SWP Layout backannotation file

.XRF Cross-reference report

.NET or .ASC Other netlist files

.VHD or .VHO VHDL source file

.EDF EDIF 2.0 netlist

Page 6: Computer Aided Design

6

Project Manager Window

Page 7: Computer Aided Design

7

Page 8: Computer Aided Design

8

Schematics Editing steps Start a new project, select “Analog or

Mixed A/D” (enables PSpice) Create a new directory to hold the files

and provide a descriptive file name Create the project Add the PSpice library (ex. “analog.olb”) Build and wire the circuit Annotate Run Design Rules Check (DRC) Build Bill of Materials (BOM) Print

Page 9: Computer Aided Design

9

Automatic Reference Designator Assignment

Page 10: Computer Aided Design

10

Design Rules Check

Page 11: Computer Aided Design

11

Create BOM to List Footprints

Page 12: Computer Aided Design

12

PSpice Analysis Flow

Page 13: Computer Aided Design

13

New Simulation Profile

Page 14: Computer Aided Design

14

Simulation Settings Menu

Page 15: Computer Aided Design

15

Bias Point Display

Enable bias voltage display

Enable bias currents display

Enable power display

Page 16: Computer Aided Design

16

BASIC PART ABBREVIATIONS

Resistor R

capacitor C

current-controlled current source F

current-controlled voltage source H

ground, analog AGND

voltage-controlled current source G

voltage-controlled voltage source E

Simple voltage source VAC

Transient sine voltage source VSIN

Page 17: Computer Aided Design

17

Analog stimuliThe analog stimuli symbols available in Schematics are:

If you want this kind of input... Use this symbol for voltage... For DC analyses DC bias VDC or VSRC For AC analyses AC magnitude and phase VAC or VSRCFor transient analyses exponential VEXP or VSTIM* periodic pulse VPULSE or VSTIM* piecewise-linear VPWL or VSTIM*

piecewise-linear that repeats forever VPWL_RE_FOREVER or VPWL_F_RE_FOREVER**

piecewise-linear that repeats n times VPWL_N_TIMES or VPWL_F_N_TIMES**frequency-modulated sine wave VSFFM or VSTIM*sine wave VSIN or VSTIM*

Page 18: Computer Aided Design

18

Page 19: Computer Aided Design

19

*. VSTIM and ISTIM symbols require the Stimulus Editor to define the input signal.

**. FILE-BASED Symbols: VPWL_F_RE_FOREVER and VPWL_F_N_TIMES are file-based symbols; the stimulus specification resides in a file and adheres to PSpice netlist syntax. To determine the symbol name for an equivalent Current source-In the table of voltage source symbols, replace the first V in the symbol name with I (Example: VDC -> IDC).

Page 20: Computer Aided Design

20

Stimulus Symbols for Analog Time-Based Input Signals

Page 21: Computer Aided Design

21

Page 22: Computer Aided Design

22

Page 23: Computer Aided Design

23

Page 24: Computer Aided Design

24

Page 25: Computer Aided Design

25

Page 26: Computer Aided Design

26

Page 27: Computer Aided Design

27

To use any of these source types, you must place the symbol in your schematic and then define its transient behavior. Each attribute-characterized stimulus has a distinct set of attributes depending upon the kind of transient behavior it  represents.

For VPWL_F_xxx and IPWL_F_xxx, a separate file contains the stimulus specification. Defining VSTIM or ISTIM using the Stimulus Editor

Defining Stimulus Symbol Attributes Manually in Schematics

Page 28: Computer Aided Design

28

As an alternative, the Stimulus Editor utility automates the process of defining the transient behavior of stimulus devices.

The Stimulus Editor allows you to create analog stimuli which generate sine wave, repeating pulse, exponential pulse, single-frequency FM, and piecewise linear waveforms. It also facilitates creating digital stimuli with complex timing relations.

This applies to both stimulus symbols placed in your schematic as well as new ones that you might create.

Page 29: Computer Aided Design

29

Stimulus Editor

Page 30: Computer Aided Design

30

HOW DOES SPICE WORK? Basically, SPICE operates like this: 1. Describe a circuit in a text file (“.cir” extension) called a netlist OR draw the circuit using graphical symbols on a schematic page. 2. Run a simulation. SPICE reads the netlist and then performs the requested analysis: AC, DC, or TRANSIENT RESPONSE. The results are stored in a text output file (“.out” extension) or a binary data file.3. View the results of the simulation in a text output file ( “.out” ) using a text editor. Most SPICE programs provide a graphical viewer to plot the waveforms stored in the binary data file (Probe window).

Page 31: Computer Aided Design

31

Netlist File* source CIRC1V_V1 N00129 0 +SIN 0 1 1k 0 0 0R_R1 N00129 N00138 1k L_L1 N00138 N00145 10uH C_C1 0 N00145 1n

V1

FREQ = 1kVAMPL = 1VOFF = 0

R1

1k

1 2L1

10uH

C11n

0

Page 32: Computer Aided Design

32

NETLIST OR SCHEMATIC PAGE? Although, the schematic capture has its advantages, each SPICE vendor has a different drawing interface and file format. This would cause great confusion if you used a version of SPICE different from the one used at this site. Also, the learning curve for the schematic capture can be steep. Many component characteristics are not visible from the schematic. (Ultimately, the schematic capture program creates a netlist before running a simulation.)

Page 33: Computer Aided Design

33

NETLIST OR SCHEMATIC PAGE? The netlist description of a circuit is simple and fairly consistent for each SPICE vendor with some variations. The entire circuit and component properties are visible. Learning the netlist is easy and making changes is fast. You can create a netlist by drawing the circuit on paper and applying a few simple rules.

(Several books written on SPICE strongly recommend learning the netlist, even if you decide later to use a schematic capture program.)

Page 34: Computer Aided Design

34

NETLIST

Page 35: Computer Aided Design

35

NETLIST

Page 36: Computer Aided Design

36

Output File**** 03/05/06 16:06:27 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111 ** Profile: "SCHEMATIC1-circ1" [ C:\ORCAD_DATA\CAD\circ1-PSpiceFiles\SCHEMATIC1\circ1.sim ]

**** CIRCUIT DESCRIPTION******************************************************************************** Creating circuit file "circ1.cir" ** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS*Libraries: * Profile Libraries :* Local Libraries :* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_10.3\tools\PSpice\PSpice.ini file:.lib "nom.lib"

Page 37: Computer Aided Design

37

Output File - 2*Analysis directives: .TRAN 0 10ms 0 .PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) .INC "..\SCHEMATIC1.net"

**** INCLUDING SCHEMATIC1.net ***** source CIRC1V_V1 N00129 0 +SIN 0 1 1k 0 0 0R_R1 N00129 N00138 1k L_L1 N00138 N00145 10uH C_C1 0 N00145 1n

**** RESUMING circ1.cir ****.END

Page 38: Computer Aided Design

38

Output File - 3**** 03/05/06 16:06:27 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111 ** Profile: "SCHEMATIC1-circ1" [ C:\ORCAD_DATA\CAD\circ1-PSpiceFiles\SCHEMATIC1\circ1.sim ] **** INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C****************************************************************************** NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE(N00129) 0.0000 (N00138) 0.0000 (N00145) 0.0000

VOLTAGE SOURCE CURRENTS NAME CURRENT

V_V1 0.000E+00

TOTAL POWER DISSIPATION 0.00E+00 WATTS

Page 39: Computer Aided Design

39

Output File - 4JOB CONCLUDED

**** 03/05/06 16:06:27 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111 ** Profile: "SCHEMATIC1-circ1" [ C:\ORCAD_DATA\CAD\circ1-PSpiceFiles\SCHEMATIC1\circ1.sim ]

**** JOB STATISTICS SUMMARY

******************************************************************************

Total job time (using Solver 1) = .19

Page 40: Computer Aided Design

40

Probe window

Page 41: Computer Aided Design

41

Probe window

Page 42: Computer Aided Design

42

Probe window

Page 43: Computer Aided Design

43

Probe window