Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on...
Transcript of Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on...
![Page 1: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/1.jpg)
1 Copyright © 2013 Elsevier Inc. All rights reserved.
Chapter 8
Memory Systems
![Page 2: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/2.jpg)
2 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.1 The memory interface
![Page 3: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/3.jpg)
3 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.2 Diverging processor and memory performance
Adapted with permission from Hennessy and Patterson, Computer Architecture: A
Quantitative Approach, 5th ed., Morgan Kaufmann, 2012.
![Page 4: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/4.jpg)
4 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.3 A typical memory hierarchy
![Page 5: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/5.jpg)
5 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.4 Memory hierarchy components, with typical characteristics
in 2012
![Page 6: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/6.jpg)
6 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.5 Mapping of main memory to a direct mapped cache
![Page 7: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/7.jpg)
7 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.6 Cache fields for address 0xFFFFFFE4 when mapping to the cache in Figure 8.5
![Page 8: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/8.jpg)
8 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.7 Direct mapped cache with 8 sets
![Page 9: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/9.jpg)
9 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.8 Direct mapped cache contents
![Page 10: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/10.jpg)
10 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.9 Two-way set associative cache
![Page 11: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/11.jpg)
11 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.10 Two-way set associative cache contents
![Page 12: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/12.jpg)
12 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.11 Eight-block fully associative cache
![Page 13: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/13.jpg)
13 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.12 Direct mapped cache with two sets and a four-word block size
![Page 14: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/14.jpg)
14 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.13 Cache fields for address 0x8000009C when mapping to the cache
of Figure 8.12
![Page 15: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/15.jpg)
15 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.14 Cache contents with a block size b of four words
![Page 16: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/16.jpg)
16 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.15 Two-way associative cache with LRU
replacement
![Page 17: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/17.jpg)
17 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.16 Memory hierarchy with two levels of cache
![Page 18: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/18.jpg)
18 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.17 Miss rate versus cache size and associativity on SPEC2000 benchmark
Adapted with permission from Hennessy and Patterson, Computer Architecture: A Quantitative Approach,
5th ed., Morgan Kaufmann, 2012.
![Page 19: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/19.jpg)
19 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark
Adapted with permission from Hennessy and Patterson, Computer Architecture: A Quantitative
Approach, 5th ed., Morgan Kaufmann, 2012.
![Page 20: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/20.jpg)
20 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.19 Hard disk
![Page 21: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/21.jpg)
21 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.20 Virtual and physical pages
![Page 22: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/22.jpg)
22 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.21 Physical and virtual pages
![Page 23: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/23.jpg)
23 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.22 Translation from virtual address to physical address
![Page 24: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/24.jpg)
24 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.23 The page table for Figure 8.21
![Page 25: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/25.jpg)
25 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.24 Address translation using the page table
![Page 26: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/26.jpg)
26 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.25 Address translation using a two-entry TLB
![Page 27: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/27.jpg)
27 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.26 Hierarchical page tables
![Page 28: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/28.jpg)
28 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.27 Address translation using a two-level page table
![Page 29: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/29.jpg)
29 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.28 Support hardware for memory-mapped I/O
![Page 30: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/30.jpg)
30 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.29 PIC32MX675F512H block diagram
( 2012 Microchip Technology Inc.; reprinted with permission.)
![Page 31: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/31.jpg)
31 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.30 PIC32 memory map
( 2012 Microchip Technology Inc.; reprinted with permission.)
![Page 32: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/32.jpg)
32 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.31 PIC32MX6xxFxxH pinout. Black pins are 5 V-tolerant.
( 2012 Microchip Technology Inc.; reprinted with permission.)
![Page 33: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/33.jpg)
33 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.32 PIC32 in 64-pin TQFP package
![Page 34: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/34.jpg)
34 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.33 PIC32 basic operational schematic
![Page 35: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/35.jpg)
35 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.34 Microchip ICD3
![Page 36: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/36.jpg)
36 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.35 LEDs and switches connected to 12-bit GPIO port D
![Page 37: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/37.jpg)
37 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.36 SPI connection and master waveforms
![Page 38: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/38.jpg)
38 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.37 SPI connection between PIC32 and FPGA
![Page 39: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/39.jpg)
39 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.38 SPI slave circuitry and timing
![Page 40: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/40.jpg)
40 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.39 Clock and data timing controlled by CKE, CKP, and SAMPLE
![Page 41: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/41.jpg)
41 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.40 Asynchronous serial link
![Page 42: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/42.jpg)
42 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.41 Cap’n Crunch Bosun Whistle.
Photograph by Evrim Sen, reprinted with permission.
![Page 43: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/43.jpg)
43 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.42 DE-9 male cable (a) pinout, (b) standard wiring, and (c) null modem wiring
![Page 44: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/44.jpg)
44 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.43 PIC32 to PC serial link
![Page 45: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/45.jpg)
45 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.44 Plugable USB to RS-232 DB9 Serial Adapter
( 2012 Plugable Technologies; reprinted with permission)
![Page 46: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/46.jpg)
46 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.45 ADC and DAC symbols
![Page 47: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/47.jpg)
47 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.46 DAC parallel and serial interfaces to a PIC32
![Page 48: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/48.jpg)
48 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.47 Pulse-width modulated (PWM) signal
![Page 49: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/49.jpg)
49 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.48 Analog output using PWM and low-pass filter
![Page 50: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/50.jpg)
50 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.49 Crystalfontz CFAH2002A-TMI 20 2 character LCD
( 2012 Crystalfontz America; reprinted with permission.)
![Page 51: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/51.jpg)
51 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.50 Parallel LCD interface
![Page 52: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/52.jpg)
52 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.51 VGA timing: (a) horizontal, (b) vertical
![Page 53: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/53.jpg)
53 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.52 VGA connector pinout
![Page 54: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/54.jpg)
54 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.53 FPGA driving VGA cable through video DAC
![Page 55: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/55.jpg)
55 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.54 VGA output
![Page 56: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/56.jpg)
56 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.55 FSK and GFSK waveforms
![Page 57: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/57.jpg)
57 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.56 BlueSMiRF module and USB dongle
![Page 58: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/58.jpg)
58 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.57 Bluetooth PIC32 to PC link
![Page 59: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/59.jpg)
59 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.58 DC motor
![Page 60: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/60.jpg)
60 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.59 H-bridge
![Page 61: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/61.jpg)
61 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.60 Motor control with dual H-bridge
![Page 62: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/62.jpg)
62 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.61 Shaft encoder (a) disk, (b) quadrature outputs
![Page 63: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/63.jpg)
63 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.62 SG90 servo motor
![Page 64: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/64.jpg)
64 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.63 Servo control waveform
![Page 65: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/65.jpg)
65 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.64 Servo motor control
![Page 66: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/66.jpg)
66 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.65 (a) Simplified bipolar stepper motor; (b) stepper motor symbol
![Page 67: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/67.jpg)
67 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.66 Bipolar motor drive
![Page 68: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/68.jpg)
68 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.67 AIRPAX LB82773-M1 bipolar stepper motor
![Page 69: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/69.jpg)
69 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.68 Bipolar stepper motor direct drive current: (a) slow rotation, (b) fast
rotation, (c) fast rotation with chopper drive
![Page 70: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/70.jpg)
70 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.69 Bipolar stepper motor direct drive with H-bridge
![Page 71: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/71.jpg)
71 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.70 Gigabyte GA-H55M-S2V Motherboard
![Page 72: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/72.jpg)
72 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.71 DDR3 memory module
![Page 73: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/73.jpg)
73 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.72 SATA cable
![Page 74: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/74.jpg)
74 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.73 NI myDAQ
![Page 75: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/75.jpg)
75 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.74 FTDI USB to MPSSE cable
( 2012 by FTDI; reprinted with permission.)
![Page 76: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/76.jpg)
76 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.75 C232HM-DDHSL USB to MPSESE interface from PC to FPGA
![Page 77: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/77.jpg)
77 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.76 FTDI UM232H module
( 2012 by FTDI; reprinted with permission.)
![Page 78: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/78.jpg)
78 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.77 Pentium Pro multichip module with processor (left) and 256-KB cache
(right) in a pin grid array (PGA) package
(Courtesy Intel.)
![Page 79: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/79.jpg)
79 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.78 Building blocks
![Page 80: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/80.jpg)
80 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 8.79 Computer system
![Page 81: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/81.jpg)
81 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 01
![Page 82: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/82.jpg)
82 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 02
![Page 83: Chapter 8 Memory Systems - Elsevier...Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark Adapted with permission from Hennessy and Patterson, Computer Architecture:](https://reader034.fdocuments.us/reader034/viewer/2022050113/5f4a3890174c5552884dc9c9/html5/thumbnails/83.jpg)
83 Copyright © 2013 Elsevier Inc. All rights reserved.
UNN Figure 1