Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper...
-
Upload
elyse-mantell -
Category
Documents
-
view
229 -
download
1
Transcript of Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper...
![Page 1: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/1.jpg)
Chapter 6
Exclusive-OR and Exclusive-NOR Gates
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 2: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/2.jpg)
The Exclusive-OR Gate
• HIGH output if one input or the other input is HIGH, but not both.
• Logic Symbol - See Figure 6-3
• Truth Table - See Table 6-1
• Boolean equation– X = AB + AB
• Comparator
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 3: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/3.jpg)
Figure 6-3
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 4: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/4.jpg)
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 5: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/5.jpg)
The Exclusive-NOR Gate
• The complement of the exclusive-OR
• Logic Symbol - See Figure 6-4
• Truth Table - See Table 6-2
• Boolean equation– X = AB + A B
• Comparator
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 6: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/6.jpg)
Figure 6-4
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 7: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/7.jpg)
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 8: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/8.jpg)
Parity Generator / Checker
• Electrical noise in the transmission of binary information can cause errors
• Parity can detect these types of errors
• Parity systems– odd parity– even parity
• Adds a bit to the binary information
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 9: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/9.jpg)
Parity Generator / Checker
• See Figure 6-8
• Error indicator output
• Even- and odd-parity generators– see Figure 6-9
• Integrated-Circuit Parity Generator/Checker– 74280 TTL IC– Function Table - see Figure 6-12
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 10: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/10.jpg)
Figure 6-8
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 11: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/11.jpg)
Figure 6-9
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 12: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/12.jpg)
Figure 6-12
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 13: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/13.jpg)
System Design Applications
• See example 6-5, 6-6, and 6-7
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 14: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/14.jpg)
Figure 6-13
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 15: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/15.jpg)
Figure 6-14
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 16: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/16.jpg)
Figure 6-15
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 17: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/17.jpg)
CPLD Design Applications with VHDL
• Used to simulate combinations of inputs and observe the resulting output to check for proper design operation.
• See examples 6-8, 6-9, and 6-10
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 18: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/18.jpg)
CPLD Design Applications with VHDL
• Example 6-8, the 74280 parity geneator using the Quartus II Macrofunction– build a block design file– build a vector waveform file– provide a binary count on the 9 bit input so that
several combinations of odd and even parity are generated
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 19: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/19.jpg)
Figure 6-16
Figure 6-17
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 20: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/20.jpg)
CPLD Design Applications with VHDL
• Example 6-9, parallel binary comparator– reproduce the parallel binary comparator of
example 6-6– complete the circuit using bdf and VHDL entry
methods– test operation
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 21: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/21.jpg)
Figure 6-18
Figure 6-19
Figure 6-20
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 22: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/22.jpg)
CPLD Design Applications with VHDL
• Example 6-10, CPLD controlled inverter– reproduce the controlled inverter of
example 6-7– complete the circuit using bdf and VHDL entry
methods– test operation
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 23: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/23.jpg)
Figure 6-21
Figure 6-22
Figure 6-23
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 24: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/24.jpg)
Summary
• The exclusive-OR gate outputs a HIGH if one or the other inputs, but not both, is HIGH.
• The exclusive-NOR gate outputs a HIGH if both inputs are HIGH or if both inputs are LOW.
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 25: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/25.jpg)
Summary
• A parity bit is commonly used for error detection during the transmission of digital signals.
• Exclusive-OR and NOR gates are used in applications such as parity checking, binary comparison and controlled complementing circuits.
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version
![Page 26: Chapter 6 Exclusive-OR and Exclusive-NOR Gates Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. William.](https://reader036.fdocuments.us/reader036/viewer/2022081507/5519bb7d5503467a578b49b7/html5/thumbnails/26.jpg)
Summary
• CPLDs can be used to implement circuits containing the exclusive gates
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
William KleitzDigital Electronics with VHDL, Quartus® II Version