Chapter 2
description
Transcript of Chapter 2
![Page 1: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/1.jpg)
Chapter 2
Logic Functions and Gates
![Page 2: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/2.jpg)
2
Basic Logic Functions
• The three basic logic functions are:– AND– OR– NOT
![Page 3: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/3.jpg)
3
Logic Function Representation
• Logic functions can be represented:–algebraically–using truth tables–using electronic circuits.
![Page 4: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/4.jpg)
4
Algebraic Representation
• Uses Boolean algebra.
• Boolean variables have two states (binary).
• Boolean operators include AND, OR, and NOT.
![Page 5: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/5.jpg)
5
Truth Table Representation
• Defines the output of a function for every possible combination of inputs.
• A system with n inputs has 2n possible combinations.
![Page 6: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/6.jpg)
6
Electronic Circuit Representation
• Uses logic gates to perform Boolean algebraic functions.
• Gates can be represented by schematic symbols.
• Symbols can be either distinctive-shape or rectangular-outline.
![Page 7: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/7.jpg)
7
Distinctive Shape Schematic Symbols
• Uses different graphic representations for different logic functions.
• Uses a bubble (a small circle) to indicate a logical inversion.
![Page 8: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/8.jpg)
8
Rectangular-Outline Schematic Symbols
• All functions are shown in rectangular form with the logic function indicated by standard notation inside the rectangle.
• The notation specifying the logic function is called the qualifying symbol.
• Inversion is indicated by a 1/2 arrowhead.
![Page 9: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/9.jpg)
9
NOT Function
• One input and one output.
• The output is the opposite logic level of the input.
• The output is the complement of the input.
![Page 10: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/10.jpg)
10
NOT Function Boolean Representation
• Inversion is indicated by a bar over the signal to be inverted.
A Y
![Page 11: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/11.jpg)
11
NOT Function Electronic Circuit
• Called a NOT gate or, more usually, an INVERTER.
• Distinctive-shape symbol is a triangle with inversion bubble.
• Rectangular-shape symbol uses “1” and the inversion 1/2 arrowhead.
![Page 12: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/12.jpg)
12
NOT Function Electronic Circuit
![Page 13: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/13.jpg)
13
AND Function
• Two or more inputs, one output.
• Output is HIGH only when all of the inputs are HIGH.
• Output is LOW whenever any input is LOW.
![Page 14: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/14.jpg)
14
A B Y0 0 0
0 1 01 0 01 1 1
AND Function
![Page 15: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/15.jpg)
15
AND Boolean Representation
• AND symbol is “•” or nothing at all.
ABY
B AY
![Page 16: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/16.jpg)
16
AND Function Electronic Circuit
• Called an AND gate.
• Distinctive-shape symbol uses AND designation.
• Rectangular-shape symbol use “&” as designator.
![Page 17: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/17.jpg)
17
AND Function Electronic Circuit
![Page 18: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/18.jpg)
18
AND Function Electronic Circuit
![Page 19: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/19.jpg)
19
A B C Y0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
AND Function Electronic Circuit
![Page 20: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/20.jpg)
20
OR Function
• Two or more inputs, one output.
• Output is HIGH whenever one or more input is HIGH.
• Output is LOW only when all of the inputs are LOW.
![Page 21: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/21.jpg)
21
OR Function
A B Y
0 0 0
0 1 0
1 0 1
1 1 1
![Page 22: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/22.jpg)
22
OR Boolean Representation
• OR symbol is “+”.
• Y = A + B
![Page 23: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/23.jpg)
23
OR Function Electronic Circuit
• Called an OR gate.
• Distinctive-shape symbol uses OR designation.
• Rectangular-shape symbol uses “” as designator.
![Page 24: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/24.jpg)
24
OR Function Electronic Circuit
![Page 25: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/25.jpg)
25
Active Level
• The logic level defined as “ON” for a circuit.
• When a logic HIGH is “ON”, the signal is active-HIGH.
• When a logic LOW is “ON”, the signal is active-LOW.
![Page 26: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/26.jpg)
26
NAND Function
• Generated by inverting the output of the AND function.
• Output is HIGH whenever any input is LOW.
• Output is LOW only when all inputs are HIGH.
![Page 27: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/27.jpg)
27
NAND Function
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
![Page 28: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/28.jpg)
28
NAND Boolean Representation
• Uses AND with an inversion overbar.
BA Y
![Page 29: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/29.jpg)
29
NAND Function Electronic Circuit
• Called a NAND gate.
• Uses the AND symbol with inversion on.
![Page 30: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/30.jpg)
30
NAND Function Electronic Circuit
![Page 31: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/31.jpg)
31
NOR Function
• Generated by inverting the output of the OR function.
• Output is HIGH only when all inputs are LOW.
• Outputs is LOW whenever any input is HIGH.
![Page 32: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/32.jpg)
32
A B Y0 0 1
0 1 0
1 0 0
1 1 0
NOR Function
![Page 33: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/33.jpg)
33
NOR Boolean Representation
• Uses OR with an inversion overbar.
B A Y
![Page 34: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/34.jpg)
34
NOR Function Electronic Circuit
• Called a NOR gate.
• Uses OR symbol with inversion on the output.
![Page 35: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/35.jpg)
35
NOR Function Electronic Circuit
![Page 36: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/36.jpg)
36
3 Input NOR and NAND FunctionTruth Tables
• 3 Input NAND:
• 3 Input NOR:
CBA Y
C B A Y
![Page 37: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/37.jpg)
37
A B C0 0 0 1 10 0 1 1 00 1 0 1 00 1 1 1 01 0 0 1 01 0 1 1 01 1 0 1 01 1 1 0 0
C B A CBA
3 Input NOR and NAND FunctionTruth Tables
![Page 38: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/38.jpg)
38
Exclusive OR Gate
• Two inputs, one output.
• Output is HIGH when one, and only one, input is HIGH.
• Output is LOW when both inputs are equal – both HIGH or both LOW.
![Page 39: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/39.jpg)
39
Exclusive OR Gate
![Page 40: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/40.jpg)
40
A B Y0 0 0
0 1 1
1 0 1
1 1 0
Exclusive OR Gate
![Page 41: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/41.jpg)
41
Exclusive NOR Gate
• Two inputs, one output.
• Output is HIGH when both inputs are equal – both HIGH or both LOW.
• Output is LOW when one, and only one, input is HIGH.
![Page 42: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/42.jpg)
42
Exclusive NOR Gate
![Page 43: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/43.jpg)
43
A B Y0 0 1
0 1 0
1 0 0
1 1 1
Exclusive NOR Gate
![Page 44: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/44.jpg)
44
Gate Equivalence – NAND
• A NAND gate can be represented by an AND gate with inverted output.
• A NAND gate can be represented by an OR gate with inverted inputs.
![Page 45: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/45.jpg)
45
Gate Equivalence – NAND
![Page 46: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/46.jpg)
46
Gate Equivalence – NOR
• A NOR gate can be represented by an OR gate with inverted output.
• A NOR gate can be represented by an AND gate with inverted inputs.
![Page 47: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/47.jpg)
47
Gate Equivalence – DeMorgan Forms
• Change an AND function to an OR function and an OR function to an AND function.
• Invert the inputs.
• Invert the outputs.
![Page 48: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/48.jpg)
48
DeMorgan’s Theorem - 1
•
•
• Break the line and change the sign
B A BA B A BA
![Page 49: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/49.jpg)
49
DeMorgan’s Theorem - 2
• The following are two common errors associated with DeMorgan’s Theorem:
•
• B A BA B A BA
![Page 50: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/50.jpg)
50
Active Logic Levels
• Any INPUT or OUTPUT that has a BUBBLE is considered as active LOW.
• Any INPUT or OUTPUT that has no BUBBLE is considered as active HIGH.
![Page 51: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/51.jpg)
51
Active Logic Levels - NOR
•
• At least one input HIGH makes the output LOW.
•
• All inputs LOW make the output HIGH.
BA Y
BA Y
![Page 52: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/52.jpg)
52
Active Logic Levels - NOR
![Page 53: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/53.jpg)
53
Logic Switches
• Provides a logic HIGH or LOW depending on switch position.
• Commonly used types include normally-open pushbutton, normally-closed pushbutton, single-pole single-throw, and single-pole double-throw.
![Page 54: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/54.jpg)
54
Logic Switches
![Page 55: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/55.jpg)
55
Logic Switches
![Page 56: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/56.jpg)
56
Two-Pole Push Button
• Two-pole push button allows for normally HIGH and normally LOW levels from the same switch.
![Page 57: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/57.jpg)
57
Two-Pole Push Button
![Page 58: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/58.jpg)
58
Light Emitting Diodes (LED’s)
• Used to indicate the status of a digital output.
• Has two terminals the anode and the cathode.
• If the anode is approximately 1.5 V greater than the cathode, current flows and the LED illuminates.
![Page 59: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/59.jpg)
59
Light Emitting Diodes (LED’s)
![Page 60: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/60.jpg)
60
Light Emitting Diodes (LED’s)
![Page 61: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/61.jpg)
61
Light Emitting Diodes
• Used to provide a visual indication of a logic state.
• Can be wired to display active-HIGH or active-LOW.
![Page 62: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/62.jpg)
62
Light Emitting Diodes
![Page 63: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/63.jpg)
63
Light Emitting Diodes
![Page 64: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/64.jpg)
64
Logic Gate Enable
• The input to a gate that allows the output to respond to other inputs.
• A logic LOW for an OR or NOR gate, a logic HIGH for an AND or NAND gate.
![Page 65: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/65.jpg)
65
Logic Gate Inhibit
• The input to a gate that forces the output to ignore any other input.
• A logic HIGH for an OR or NOR gate, a logic LOW for an AND or NAND gate.
![Page 66: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/66.jpg)
66
Logic Gate Inhibit
![Page 67: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/67.jpg)
67
Logic Gate Inhibit
![Page 68: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/68.jpg)
68
Logic Gate Inhibit
![Page 69: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/69.jpg)
69
Logic Gate Inhibit
![Page 70: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/70.jpg)
70
Logic Gate Inhibit
![Page 71: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/71.jpg)
71
Logic Gate Inhibit
![Page 72: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/72.jpg)
72
Control AND OR NAND NOR XOR XNOR
A = 0 Y = 0 Y = B Y = 1 Y = B
A = 1 Y = B Y = 1 Y = 0 Y = BB Y
B Y
B Y
B Y
Logic Gate Inhibit
![Page 73: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/73.jpg)
73
Tristate Buffer
• Three output states, HIGH, LOW and high-impedance.
• Requires a separate input to control which output state is selected.
![Page 74: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/74.jpg)
74
Tristate Buffer
![Page 75: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/75.jpg)
75
Tristate Buffer
![Page 76: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/76.jpg)
76
Tristate Buffer Utilization
• Used to connect multiple outputs together.
• Used in controlling the operation of buses.
![Page 77: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/77.jpg)
77
Tristate Buffer Utilization
![Page 78: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/78.jpg)
78
The 74LS244 Octal Tri-State Buffer
• Contains two groups of four non-inverting tri-state buffers.
• Each group is controlled by a separate enable input.
G
![Page 79: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/79.jpg)
79
The 74LS244 Octal Tri-State Buffer
![Page 80: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/80.jpg)
80
Integrated Circuit Package
• Integrated Circuits (ICs) contain many components in a single package.
• Several packaging options are available.
• One common package is called dual-in-line (DIP).
![Page 81: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/81.jpg)
81
Integrated Circuit Package
![Page 82: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/82.jpg)
82
Integrated Circuit Technology
• One common form is transistor-transistor logic, called TTL.
• The other common form is Complementary Metal-Oxide Semiconductor, called CMOS.
![Page 83: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/83.jpg)
83
Part Number Logic Family74LS00 Low-power Schottky TTL
74ALS00 Advanced low-power Schottky TTL
74F00 FAST TTL
74HC00 High-speed CMOS
74CT00 High-speed CMOS (TTL-compatible inputs)
74LVX00 Low-voltage CMOS
74ABT00 Advanced BiCMOS (TTL/CMOS hybrid)
Integrated Circuit Technology
![Page 84: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/84.jpg)
84
Integrated Circuit Designation
• Standard form is 74XXFF, where 74 is the logic family identifier, XX is the logic family member and FF identifies the specific logic function.
• SN74ALS00N
![Page 85: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/85.jpg)
85
IC Package Options
• PLCC - plastic lead chip carrier • SOIC - small outline integrated circuit • TSSOP – thin shrink small outline
package• QFP – quad flat pack• DIP – dual inline package• BGA – ball grid array
![Page 86: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/86.jpg)
86
IC Package Options
![Page 87: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/87.jpg)
87
PLCC 84 Pin Packages• Can be mounted on the surface of a
circuit board or mounted in a socket.
• Pins are equally distributed on four sides.
• Pin 1 placed on the center of one of the rows, as indicated by a dot.
• Pins number counterclockwise from this point.
![Page 88: Chapter 2](https://reader036.fdocuments.us/reader036/viewer/2022062802/5681462c550346895db33b58/html5/thumbnails/88.jpg)
88
PLCC 84 Pin Packages