Chapter 10 Control Unit Operation Controls the operation of the processor
-
Upload
brianna-owen -
Category
Documents
-
view
239 -
download
2
description
Transcript of Chapter 10 Control Unit Operation Controls the operation of the processor
![Page 1: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/1.jpg)
Chapter 10Control Unit Operation
“Controls the operation of the processor”
![Page 2: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/2.jpg)
Micro-Operations
• A computer executes a program• Fetch/execute cycle• Each cycle has a number of steps
– see pipelining• Called micro-operations• Each step does very little• Atomic operation of CPU
![Page 3: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/3.jpg)
Constituent Elements of Program Execution
![Page 4: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/4.jpg)
![Page 5: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/5.jpg)
Fetch - 4 Registers• Memory Address Register (MAR)
– Connected to address bus– Specifies address for read or write op
• Memory Buffer Register (MBR) – Connected to data bus– Holds data to write or last data read
• Program Counter (PC) – Holds address of next instruction to be fetched
• Instruction Register (IR) – Holds last instruction fetched
![Page 6: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/6.jpg)
Fetch Sequence
• Address of next instruction is in PC• Address (MAR) is placed on address bus• Control unit issues READ command• Result (data from memory) appears on data bus• Data from data bus copied into MBR• PC incremented by 1 (in parallel with data fetch
from memory)• Data (instruction) moved from MBR to IR• MBR is now free for further data fetches
![Page 7: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/7.jpg)
Fetch Sequence (symbolic)t1: MAR (PC)t2: MBR (memory) PC (PC) +1t3: IR (MBR)
(tx = time unit/clock cycle)OR
t1: MAR (PC)t2: MBR (memory)t3: PC (PC) +1
IR (MBR)
These movements not interfere with one another. Several of them can take place
![Page 8: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/8.jpg)
• Move contents of PC to MAR• Move contents of memory location
specified by MAR to MBR. Increment the contents of PC.
• Move contents of MBR to IR.
![Page 9: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/9.jpg)
Rules for Clock Cycle Grouping• Proper sequence must be followed
– MAR (PC) must precede MBR (memory)• Conflicts must be avoided
– Must not read & write same register at same time
– MBR (memory) & IR (MBR) must not be in same cycle
• Also: PC (PC) +1 involves addition– Use ALU (to avoid duplication of circuitry)– May need additional micro-operations
![Page 10: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/10.jpg)
Instruction Cycle State DiagramExchange between processor and memory or I/O module
Internal processor operation
![Page 11: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/11.jpg)
Indirect Cycle• Source operand fetch occurs after instruction fetch• If indirect address, then an indirect cycle must
precede before execute cycle.
MAR (IRaddress) - address field of IRMBR (memory)IRaddress <- (MBRaddress)
• Address field of the instruction is transferred to MAR.• Used to fetch the address of the operand in memory.
Then the address field of the IR is updated from MBR.• MBR contains an address• IR is now in same state as if direct addressing had
been used
![Page 12: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/12.jpg)
Interrupt Cycle• t1: MBR (PC) – save for return from int.• t2: MAR address of the PC to be saved• PC routine-address• t3: memory (MBR) – old value of the PC
• This is a minimum– May be additional micro-ops to get addresses– saving context is done by interrupt handler
routine, not micro-ops
![Page 13: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/13.jpg)
Execute Cycle (ADD)• Different for each instruction
e.g. ADD R1,X - add the contents of location X to Register 1 , result in R1
t1:MAR (IRaddress) contains ADD instructiont2:MBR (memory) –read location in memoryt3:R1 R1 + (MBR) – added by ALU store in R1.
• Note no overlap of micro-operations
![Page 14: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/14.jpg)
Execute Cycle (ISZ)• ISZ X - increment and skip if zero
t1: MAR (IRaddress)t2: MBR (memory)t3: MBR (MBR) + 1t4: memory (MBR) if (MBR) == 0 then PC (PC) + 1
• Notes:– Conditional action– The contents of location X incremented by 1– If result=0, skip the next instruction.– Can implement as a single micro-operation– Micro-operations done during t4
![Page 15: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/15.jpg)
Execute Cycle (BSA)• BSA X - Branch and save address
– Address of instruction that follows the BSA is saved in X– Execution continues at X+1 after return
t1: MAR (IRaddress) MBR (PC)t2: PC (IRaddress) memory (MBR) – save return address (PC) t3: PC (PC) + 1
Notes :• Subroutine call instruction• Saved address will later be used for return
![Page 16: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/16.jpg)
Instruction Cycle• Each phase decomposed into sequence of elementary micro-
operations• Fetch, indirect, and interrupt cycles
– one sequence each.• Execute cycle
– One sequence of micro-operations for each opcode• Need to tie sequences together• Assume new 2-bit register
– Instruction cycle code (ICC) designates which part of cycle processor is in
• 00: Fetch• 01: Indirect• 10: Execute• 11: Interrupt
![Page 17: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/17.jpg)
Flowchart for Instruction Cycle
01 Indirect
![Page 18: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/18.jpg)
Functional Requirements
• Define basic elements of processor• Describe micro-operations processor
performs• Determine functions control unit must
perform
![Page 19: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/19.jpg)
Basic Functional Elements of Processor
• ALU• Registers• Internal data paths• External data paths• Control Unit
![Page 20: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/20.jpg)
Types of Micro-operation
• Transfer data between registers• Transfer data from register to external
interface (e.g : system bus)• Transfer data from external to register• Perform arithmetic or logical ops
![Page 21: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/21.jpg)
Functions of Control Unit
• Sequencing– Causing the CPU to step through a series
of micro-operations• Execution
– Causing the performance of each micro-op
• This is done using Control Signals
![Page 22: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/22.jpg)
Block diagram of the Control Unit
![Page 23: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/23.jpg)
Control Signals- input• Clock
– One micro-instruction (or set of parallel micro-instructions) per clock cycle
• Instruction register– Op-code for current instruction– Determines which micro-instructions are performed
• Flags– State of CPU– Results of previous ALU operations.
Eg. ISZ instruction.• Control signals from control bus
– Interrupts– Acknowledgements
![Page 24: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/24.jpg)
Control Signals - output
• Control signals within CPU– Cause data movement (one register to
another)– Activate specific ALU functions
• Control signals to control bus– Control signals to memory– Control signals to I/O modules
![Page 25: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/25.jpg)
Example Control Signal Sequence - Fetch
• MAR (PC) – transfer the contents of PC– Control unit activates signal to open gates
between PC and MAR• MBR (memory) –read word from memory
– Open gates between MAR and address bus– Memory read control signal– Open gates between data bus and MBR
![Page 26: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/26.jpg)
Data Paths and Control Signals
![Page 27: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/27.jpg)
Data Paths and Control Signals - Explanation
• Control unit receives inputs from the clock, flags and IR.
• Each clock cycle, the control unit reads all the inputs and emits a set of control signals.
• The control signals goes to three separate destinations:-– Data paths– ALU– System bus
![Page 28: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/28.jpg)
Internal Processor Organization
• Usually a single internal bus• Gates control movement of data onto
and off the bus• Control signals control data transfer to
and from external systems bus• Temporary registers needed for proper
operation of ALU
![Page 29: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/29.jpg)
CPU withInternal
Bus
![Page 30: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/30.jpg)
Self Review
![Page 31: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/31.jpg)
Intel 8085 CPU Block Diagram
![Page 32: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/32.jpg)
Intel 8085 Pin Configuration
![Page 33: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/33.jpg)
Intel 8085 OUT InstructionTiming Diagram
![Page 34: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/34.jpg)
Hardwired Implementation (1)
• Control unit inputs• Flags and control bus
– Each bit means something• Instruction register
– Op-code causes different control signals for each different instruction
– Unique logic for each op-code– Decoder takes encoded input and produces single
output– n binary inputs and 2n outputs
![Page 35: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/35.jpg)
Hardwired Implementation (2)
• Clock– Repetitive sequence of pulses– Useful for measuring duration of micro-ops– Must be long enough to allow signal
propagation– Different control signals at different times
within instruction cycle– Need a counter with different control
signals for t1, t2 etc.
![Page 36: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/36.jpg)
Control Unit with Decoded Inputs
![Page 37: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/37.jpg)
Problems With Hard Wired Designs
• Complex sequencing & micro-operation logic
• Difficult to design and test• Inflexible design• Difficult to add new instructions
![Page 38: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/38.jpg)
exercise
• 16.2• 16.8• 16.6
![Page 39: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/39.jpg)
answer•16.2 A micro-operation is an elementary CPU operation, performed during one clockpulse. An instruction consists of a sequence of micro-operations.•16.8 In a hardwired implementation, the control unit is essentially a combinatorialcircuit. Its input logic signals are transformed into a set of output logic signals, which are the control signals.
![Page 40: Chapter 10 Control Unit Operation Controls the operation of the processor](https://reader036.fdocuments.us/reader036/viewer/2022081505/5a4d1b7e7f8b9ab0599ba36f/html5/thumbnails/40.jpg)
16.6 The inputs are: Clock: This is how the control unit “keeps time.”
The control unitone micro-operation (or a set of simultaneous micro-operations) to beperformed for each clock pulse. This is sometimes referred to as the processorcycle time, or the clock cycle time. Instruction register: The opcode of the currentinstruction is used to determine which micro-operations to perform during theexecute cycle. Flags: These are needed by the control unit to determine the statusof the processor and the outcome of previous ALU operations. Control signalsfrom control bus: The control bus portion of the system bus provides signals to thecontrol unit, such as interrupt signals and acknowledgments. The outputs are:Control signals within the processor: These are two types: those that cause data tobe moved from one register to another, and those that activate specific ALUfunctions. Control signals to control bus: These are also of two types: controlsignals to memory, and control signals to the I/O modules.