Chapt 02 ia-32 processer architecture
-
Upload
bushrakainat214 -
Category
Software
-
view
103 -
download
1
Transcript of Chapt 02 ia-32 processer architecture
![Page 1: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/1.jpg)
Assembly Language for Intel-Based Assembly Language for Intel-Based Computers, 5Computers, 5thth Edition Edition
Chapter 2: IA-32 Processor Architecture
(c) Pearson Education, 2006-2007. All rights reserved. You may modify and copy this slide show for your personal use, or for use in the classroom, as long as this copyright statement, the author's name, and the title are not changed.
Slides prepared by the authorRevision date: June 4, 2006
Kip Irvine
![Page 2: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/2.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 2
Chapter OverviewChapter Overview
• General Concepts• IA-32 Processor Architecture• IA-32 Memory Management• Components of an IA-32 Microcomputer• Input-Output System
![Page 3: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/3.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 3
General ConceptsGeneral Concepts
• Basic microcomputer design• Instruction execution cycle• Reading from memory• How programs run
![Page 4: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/4.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 4
Basic Microcomputer DesignBasic Microcomputer Design
• clock synchronizes CPU operations• control unit (CU) coordinates sequence of execution steps• ALU performs arithmetic and bitwise processing
![Page 5: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/5.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 5
ClockClock
• synchronizes all CPU and BUS operations• machine (clock) cycle measures time of a single
operation• clock is used to trigger events
one cycle
1
0
![Page 6: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/6.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 6
Instruction Execution CycleInstruction Execution Cycle
• Fetch• Decode• Fetch operands• Execute • Store output
![Page 7: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/7.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 7
Multi-Stage PipelineMulti-Stage Pipeline
• Pipelining makes it possible for processor to execute instructions in parallel
• Instruction execution divided into discrete stages
Example of a non-pipelined processor. Many wasted cycles.
![Page 8: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/8.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 8
Pipelined ExecutionPipelined Execution
• More efficient use of cycles, greater throughput of instructions:
For k states and n instructions, the number of required cycles is:
k + (n – 1)
![Page 9: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/9.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 9
Wasted Cycles (pipelined)Wasted Cycles (pipelined)
• When one of the stages requires two or more clock cycles, clock cycles are again wasted.
For k states and n instructions, the number of required cycles is:
k + (2n – 1)
![Page 10: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/10.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 10
SuperscalarSuperscalarA superscalar processor has multiple execution pipelines. In the following, note that Stage S4 has left and right pipelines (u and v).
For k states and n instructions, the number of required cycles is:
k + n
![Page 11: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/11.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 11
Reading from MemoryReading from Memory
• Multiple machine cycles are required when reading from memory, because it responds much more slowly than the CPU. The steps are:• address placed on address bus• Read Line (RD) set low• CPU waits one cycle for memory to respond• Read Line (RD) goes to 1, indicating that the data is on the data
busCycle 1 Cycle 2 Cycle 3 Cycle 4
Data
Address
CLK
ADDR
RD
DATA
![Page 12: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/12.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 12
Cache MemoryCache Memory
• High-speed expensive static RAM both inside and outside the CPU.• Level-1 cache: inside the CPU• Level-2 cache: outside the CPU
• Cache hit: when data to be read is already in cache memory
• Cache miss: when data to be read is not in cache memory.
![Page 13: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/13.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 13
How a Program RunsHow a Program Runs
![Page 14: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/14.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 14
MultitaskingMultitasking
• OS can run multiple programs at the same time.• Multiple threads of execution within the same
program.• Scheduler utility assigns a given amount of CPU time
to each running program.• Rapid switching of tasks
• gives illusion that all programs are running at once• the processor must support task switching.
![Page 15: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/15.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 15
What's NextWhat's Next
• General Concepts• IA-32 Processor Architecture• IA-32 Memory Management• Components of an IA-32 Microcomputer• Input-Output System
![Page 16: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/16.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 16
IA-32 Processor ArchitectureIA-32 Processor Architecture
• Modes of operation• Basic execution environment• Floating-point unit• Intel Microprocessor history
![Page 17: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/17.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 17
Modes of OperationModes of Operation
• Protected mode• native mode (Windows, Linux)
• Real-address mode• native MS-DOS
• System management mode• power management, system security, diagnostics
• Virtual-8086 mode• hybrid of Protected• each program has its own 8086 computer
![Page 18: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/18.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 18
Basic Execution EnvironmentBasic Execution Environment
• Addressable memory• General-purpose registers• Index and base registers• Specialized register uses• Status flags• Floating-point, MMX, XMM registers
![Page 19: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/19.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 19
Addressable MemoryAddressable Memory
• Protected mode• 4 GB• 32-bit address
• Real-address and Virtual-8086 modes• 1 MB space• 20-bit address
![Page 20: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/20.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 20
General-Purpose RegistersGeneral-Purpose Registers
CS
SS
DS
ES
EIP
EFLAGS
16-bit Segment Registers
EAX
EBX
ECX
EDX
32-bit General-Purpose Registers
FS
GS
EBP
ESP
ESI
EDI
Named storage locations inside the CPU, optimized for speed.
![Page 21: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/21.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 21
Accessing Parts of RegistersAccessing Parts of Registers
• Use 8-bit name, 16-bit name, or 32-bit name• Applies to EAX, EBX, ECX, and EDX
![Page 22: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/22.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 22
Index and Base RegistersIndex and Base Registers
• Some registers have only a 16-bit name for their lower half:
![Page 23: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/23.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 23
Some Specialized Register Uses Some Specialized Register Uses (1 of 2)(1 of 2)
• General-Purpose• EAX – accumulator• ECX – loop counter• ESP – stack pointer• ESI, EDI – index registers• EBP – extended frame pointer (stack)
• Segment• CS – code segment• DS – data segment• SS – stack segment• ES, FS, GS - additional segments
![Page 24: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/24.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 24
Some Specialized Register Uses Some Specialized Register Uses (2 of 2)(2 of 2)
• EIP – instruction pointer• EFLAGS
• status and control flags• each flag is a single binary bit
![Page 25: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/25.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 25
Status FlagsStatus Flags• Carry
• unsigned arithmetic out of range• Overflow
• signed arithmetic out of range• Sign
• result is negative• Zero
• result is zero• Auxiliary Carry
• carry from bit 3 to bit 4• Parity
• sum of 1 bits is an even number
![Page 26: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/26.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 26
Floating-Point, MMX, XMM RegistersFloating-Point, MMX, XMM Registers
• Eight 80-bit floating-point data registers
• ST(0), ST(1), . . . , ST(7)• arranged in a stack• used for all floating-point
arithmetic• Eight 64-bit MMX registers• Eight 128-bit XMM registers for single-
instruction multiple-data (SIMD) operations
![Page 27: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/27.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 27
Intel Microprocessor HistoryIntel Microprocessor History
• Intel 8086, 80286• IA-32 processor family• P6 processor family• CISC and RISC
![Page 28: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/28.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 28
Early Intel MicroprocessorsEarly Intel Microprocessors
• Intel 8080• 64K addressable RAM• 8-bit registers• CP/M operating system• S-100 BUS architecture• 8-inch floppy disks!
• Intel 8086/8088• IBM-PC Used 8088• 1 MB addressable RAM• 16-bit registers• 16-bit data bus (8-bit for 8088)• separate floating-point unit (8087)
![Page 29: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/29.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 29
The IBM-ATThe IBM-AT
• Intel 80286• 16 MB addressable RAM• Protected memory• several times faster than 8086• introduced IDE bus architecture• 80287 floating point unit
![Page 30: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/30.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 30
Intel IA-32 FamilyIntel IA-32 Family
• Intel386• 4 GB addressable RAM, 32-bit
registers, paging (virtual memory)• Intel486
• instruction pipelining• Pentium
• superscalar, 32-bit address bus, 64-bit internal data path
![Page 31: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/31.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 31
Intel P6 FamilyIntel P6 Family
• Pentium Pro• advanced optimization techniques in microcode
• Pentium II• MMX (multimedia) instruction set
• Pentium III• SIMD (streaming extensions) instructions
• Pentium 4 and Xeon• Intel NetBurst micro-architecture, tuned for
multimedia
![Page 32: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/32.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 32
CISC and RISCCISC and RISC
• CISC – complex instruction set• large instruction set• high-level operations• requires microcode interpreter• examples: Intel 80x86 family
• RISC – reduced instruction set• simple, atomic instructions• small instruction set• directly executed by hardware• examples:
• ARM (Advanced RISC Machines)• DEC Alpha (now Compaq)
![Page 33: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/33.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 33
What's NextWhat's Next
• General Concepts• IA-32 Processor Architecture• IA-32 Memory Management• Components of an IA-32 Microcomputer• Input-Output System
![Page 34: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/34.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 34
IA-32 Memory ManagementIA-32 Memory Management
• Real-address mode• Calculating linear addresses• Protected mode• Multi-segment model• Paging
![Page 35: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/35.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 35
Real-Address modeReal-Address mode
• 1 MB RAM maximum addressable• Application programs can access any area
of memory• Single tasking• Supported by MS-DOS operating system
![Page 36: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/36.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 36
Segmented MemorySegmented Memory
Segmented memory addressing: absolute (linear) address is a combination of a 16-bit segment value added to a 16-bit offset
linea
r ad d
ress
e s
one segment
![Page 37: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/37.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 37
Calculating Linear AddressesCalculating Linear Addresses
• Given a segment address, multiply it by 16 (add a hexadecimal zero), and add it to the offset
• Example: convert 08F1:0100 to a linear address
Adjusted Segment value: 0 8 F 1 0
Add the offset: 0 1 0 0
Linear address: 0 9 0 1 0
![Page 38: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/38.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 38
Your turn . . .Your turn . . .
What linear address corresponds to the segment/offset address 028F:0030?
028F0 + 0030 = 02920
Always use hexadecimal notation for addresses.
![Page 39: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/39.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 39
Your turn . . .Your turn . . .
What segment addresses correspond to the linear address 28F30h?
Many different segment-offset addresses can produce the linear address 28F30h. For example:
28F0:0030, 28F3:0000, 28B0:0430, . . .
![Page 40: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/40.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 40
Protected ModeProtected Mode (1 of 2) (1 of 2)
• 4 GB addressable RAM• (00000000 to FFFFFFFFh)
• Each program assigned a memory partition which is protected from other programs
• Designed for multitasking• Supported by Linux & MS-Windows
![Page 41: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/41.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 41
Protected modeProtected mode (2 of 2) (2 of 2)
• Segment descriptor tables• Program structure
• code, data, and stack areas• CS, DS, SS segment descriptors• global descriptor table (GDT)
• MASM Programs use the Microsoft flat memory model
![Page 42: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/42.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 42
Flat Segment ModelFlat Segment Model
• Single global descriptor table (GDT).• All segments mapped to entire 32-bit address space
![Page 43: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/43.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 43
Multi-Segment ModelMulti-Segment Model
• Each program has a local descriptor table (LDT)• holds descriptor for each segment used by the program
![Page 44: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/44.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 44
PagingPaging
• Supported directly by the CPU• Divides each segment into 4096-byte blocks called
pages• Sum of all programs can be larger than physical
memory• Part of running program is in memory, part is on disk• Virtual memory manager (VMM) – OS utility that
manages the loading and unloading of pages• Page fault – issued by CPU when a page must be
loaded from disk
![Page 45: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/45.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 45
What's NextWhat's Next
• General Concepts• IA-32 Processor Architecture• IA-32 Memory Management• Components of an IA-32 Microcomputer• Input-Output System
![Page 46: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/46.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 46
Components of an IA-32 MicrocomputerComponents of an IA-32 Microcomputer
• Motherboard• Video output• Memory• Input-output ports
![Page 47: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/47.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 47
MotherboardMotherboard
• CPU socket• External cache memory slots• Main memory slots• BIOS chips• Sound synthesizer chip (optional)• Video controller chip (optional)• IDE, parallel, serial, USB, video, keyboard, joystick,
network, and mouse connectors• PCI bus connectors (expansion cards)
![Page 48: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/48.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 48
Intel D850MD MotherboardIntel D850MD Motherboard
dynamic RAM
Pentium 4 socket
Speaker
IDE drive connectors
mouse, keyboard, parallel, serial, and USB connectors
AGP slot
Battery
Video
Power connector
memory controller hub
Diskette connector
PCI slots
I/O Controller
Firmware hub
Audio chip
Source: Intel® Desktop Board D850MD/D850MV Technical Product Specification
![Page 49: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/49.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 49
Video OutputVideo Output
• Video controller• on motherboard, or on expansion card• AGP (accelerated graphics port technology)*
• Video memory (VRAM)• Video CRT Display
• uses raster scanning• horizontal retrace• vertical retrace
• Direct digital LCD monitors• no raster scanning required
* This link may change over time.
![Page 50: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/50.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 50
Sample Video Controller (ATI Corp.)Sample Video Controller (ATI Corp.)
• 128-bit 3D graphics performance powered by RAGE™ 128 PRO
• 3D graphics performance • Intelligent TV-Tuner with
Digital VCR • TV-ON-DEMAND™ • Interactive Program Guide • Still image and MPEG-2 motion
video capture • Video editing • Hardware DVD video playback • Video output to TV or VCR
![Page 51: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/51.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 51
MemoryMemory• ROM
• read-only memory• EPROM
• erasable programmable read-only memory• Dynamic RAM (DRAM)
• inexpensive; must be refreshed constantly• Static RAM (SRAM)
• expensive; used for cache memory; no refresh required• Video RAM (VRAM)
• dual ported; optimized for constant video refresh• CMOS RAM
• complimentary metal-oxide semiconductor• system setup information
• See: Intel platform memory (Intel technology brief: link address may change)
![Page 52: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/52.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 52
Input-Output PortsInput-Output Ports
• USB (universal serial bus)• intelligent high-speed connection to devices• up to 12 megabits/second• USB hub connects multiple devices• enumeration: computer queries devices• supports hot connections
• Parallel• short cable, high speed• common for printers• bidirectional, parallel data transfer• Intel 8255 controller chip
![Page 53: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/53.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 53
Input-Output Ports Input-Output Ports (cont)(cont)
• Serial• RS-232 serial port• one bit at a time• uses long cables and modems• 16550 UART (universal asynchronous receiver
transmitter)• programmable in assembly language
![Page 54: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/54.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 54
What's NextWhat's Next
• General Concepts• IA-32 Processor Architecture• IA-32 Memory Management• Components of an IA-32 Microcomputer• Input-Output System
![Page 55: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/55.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 55
Levels of Input-OutputLevels of Input-Output
• Level 3: Call a library function (C++, Java)• easy to do; abstracted from hardware; details hidden• slowest performance
• Level 2: Call an operating system function• specific to one OS; device-independent• medium performance
• Level 1: Call a BIOS (basic input-output system) function• may produce different results on different systems• knowledge of hardware required• usually good performance
• Level 0: Communicate directly with the hardware• May not be allowed by some operating systems
![Page 56: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/56.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 56
Displaying a String of CharactersDisplaying a String of Characters
When a HLL program displays a string of characters, the following steps take place:
![Page 57: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/57.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 57
ASM Programming levelsASM Programming levels
ASM programs can perform input-output at each of the following levels:
![Page 58: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/58.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 58
SummarySummary
• Central Processing Unit (CPU)• Arithmetic Logic Unit (ALU)• Instruction execution cycle• Multitasking• Floating Point Unit (FPU)• Complex Instruction Set• Real mode and Protected mode• Motherboard components• Memory types• Input/Output and access levels
![Page 59: Chapt 02 ia-32 processer architecture](https://reader036.fdocuments.us/reader036/viewer/2022062412/58b87e341a28ab44078b552d/html5/thumbnails/59.jpg)
Web site ExamplesIrvine, Kip R. Assembly Language for Intel-Based Computers 5/e, 2007. 59
42 69 6E 61 72 7942 69 6E 61 72 79