Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech...

195
Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal Charitable Trusts Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune) Structure & Syllabus of B.Tech. (Computer Engineering) Pattern A-16Effective from Academic Year 2017-18 Prepared by: - Board of Studies in Computer Engineering Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune Signed by Chairman BOS Chairman Academic Board

Transcript of Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech...

Page 1: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 1 of 195

Bansilal Ramnath Agarwal Charitable Trust’s

Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune)

Structure & Syllabus of

B.Tech. (Computer Engineering)

Pattern ‘A-16’ Effective from Academic Year 2017-18

Prepared by: - Board of Studies in Computer Engineering

Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune

Signed by

Chairman – BOS Chairman – Academic Board

Page 2: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 2 of 195

Content

Sr. No. Title

1 Program Educational Objectives and Program Outcome of B.Tech (Computer

Engineering)

7

2 CS101THL Computer programming (THL) 9

3 Course Structure - Module III 14

4 Course Syllabi for Courses - Module III 16

4.1 CS201TH Computer Organization (TH) 16

4.2 CS202THP Object Oriented Programming (THP) 18

4.3 CS203TLP Data Structure (TLP) 20

4.4 CS204THL Digital Electronics and Logic Design (THL) 22

4.5 CS205TH Discrete Structure and Graph Theory (TH) 25

4.6 HS251TH Engineering and Managerial Economics 27

4.7 CS213SD SD-Python 29

4.8 CS214SD SD-PHP-MySQL 31

4.9 CS215SD SD-Problem Solving Programming 32

4.10 CS216INT Summer Training

34

5 Course Structure - Module IV 36

6 Course Syllabi for Courses - Module IV 38

6.1 CS206TLP Advanced Data Structure (TLP)

38

6.2 CS207TH Automata Theory (TH)

40

6.3 CS208THL Microprocessor and Interfacing/ (THL)

42

6.4 CS209THL

Computer Graphics (THL)

45

6.5 CS210TH Linear Algebra and Applied Probability (TH) 48

6.6 HS252TH

COSTING AND COST CONTROL (HSS) (TH) 50

6.7 CS211PRJ Mini Project

-

7 Course Structure - Module V 53

Page 3: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 3 of 195

8 Course Syllabi for Courses - Module V 55

8.1 CS301THL Data Base Management System (THL) 55

8.2 CS302THP

Web Technology (THP) 57

8.3 CS303THL Software Engineering (THL) 59

8.4 CS304TH Design and Analysis of Algorithms (TH) 63

8.5 CS305THP Data Science (THP) 65

8.6 HS351TH

Quantitative Aptitude-I (HSS) (TH)

67

8.7 CS315PD

PD- Advanced Java 69

8.8 CS316PD Mobile App Development 71

8.9 CS321PD Big Data Technology 72

8.10 CS317PD

PIC microcontroller 73

8.11 CS318PD

Ethical hacking and Network Defense

74

8.12 CS319PD

Grail Framework 75

8.13 CS320PD

Cyber Security and Forensic Tools

76

8.14 CS322INT

Industrial Training

78

9 Course Structure - Module VI 80

10 Course Syllabi for Courses - Module VI 82

10.1 CS306THP Operating System (THP) 82

10.2 CS307THP Compiler Design(THP) 85

10.3 CS308THL

System Programming (THL) 88

10.4 CS309THL Computer Networks (THL) 90

10.5 CS310TH Signals and Systems (TH) 94

10.6 HS352TH

Quantitative Aptitude-II (HSS) (TH)

96

10.7 CS311PRJ Mini Project 97

11 Course Structure - Module VII 101

12 Course Syllabi for Courses - Module VII 102

12.1 CS401THL Artificial Intelligence (THL)

102

Page 4: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 4 of 195

12.2 CS402THL

Network Security (THL)

104

12.3 EL-I (THL)

--

12.5 EL-II (THP)

--

12.7 CS405PRJ

Project-I 107

13 Course Structure - Module VIII (Internship) 110

14 Course Syllabi for Courses - Module VIII (Internship) 111

14.1 CS406INT

Open EL-I

--

14.2 CS407INT Internship 111

CS408INT Project Based Viva

-

Course Structure - Module VIII (Research Based Project) -

Course Syllabi for Courses - Module VIII (Research Based Project) -

14.1 CS409PRJ Open EL-I

-

14.2 CS410PRJ

Research Project -

14.3 CS411PRJ

Project Based Viva

-

OR

14.1 CS412GIP

Global Internship

112

Course Structure - Module VIII (Elective Based) 113

Course Syllabi for Courses - Module VIII (Elective based) -

14.1 Open EL-I

-

14.2 Open EL-II

-

14.3 Open EL-III

-

14.4 CS413PRJ

Project-II

115

14.5 CS414SEM

Seminar

117

15 Course Syllabi for EL-I (Lab Based) B.Tech (Computer Engineering) 118

15.1 CS417THL

Embedded Systems

118

15.2 CS419THL

Mobile Computing

121

Page 5: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 5 of 195

15.3 CS421THL

Parallel Computing

123

15.4 CS424THL

Image Processing

125

15.5 CS426THL

Convergence Technology

128

15.6 CS430THL Neural Network

130

15.7 CS431THL Machine Learning

132

15.8 CS432THL

Software Design Methodologies

235

15.9 CS437THL

Software Testing and Quality Assurance

139

16 Course Syllabi for EL-II (Project Based) B.Tech (Computer Engineering) 144

16.1 CS420THP

Cloud Computing

144

16.2 CS422THP

Distributed Computing

146

16.3 CS423THP

Ubiquitous Computing

148

16.4 CS425THP

Geographical Information System

150

16.5 CS427THP

Enterprise System

152

16.6 CS428THP

Machine Vision and Pattern Recognition

156

16.7 CS429THP

Information Retrieval

158

16.8 CS433THP

Internet of Things

160

16.9 CS434THP

Randomization and Approximation Algorithms

162

16.10 CS435THP

Management Information System

164

16.11 CS439THP

Modeling and Simulation

167

16.12 CS440THP

Data Acquisition System

169

16.13 CS442THP Human Computer Interaction

171

16.14 CS436THP Advanced Computer Architecture

173

16.15 CS431THP

Machine Learning

176

16.16 CS452INT

Summer Internship

178

17 Course Syllabi for Open Elective B.Tech (Computer Engineering) 180

17.1 CS444TH

Mobile Computing

180

17.2 CS445TH

Software Testing and Quality Assurance

182

17.3 CS447TH

Modeling and Simulation

185

Page 6: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 6 of 195

17.4 CS448TH Data Acquisition System

187

17.5 CS453TH

CYBER SECURITY AND DIGITAL FORENSICS 189

17.6 CS454TH

Advanced Computer Architecture

190

17.7 CS455TH

Cloud Computing

193

Page 7: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 7 of 195

Program Educational Objectives (PEO)

B.Tech (Computer Engineering) List of Programme Education Objectives [PEO] and Programme Outcomes [PO]

PEO PEO Statement

PEO1 Preparation: Demonstrate application of sound engineering foundations to be a committed

technology workforce

PEO2 Core competence: Apply mathematical and computing theory knowledge base to provide realistic

computer engineering solutions

PEO3 Breadth: Exhibit problem solving skills and engineering practices to address problems faced by

industry with innovative methods, tools and techniques

PEO4 Professionalism: Adopt professional and ethical practices adopting effective guidelines to acquire

desired soft skills in societal and global context

PEO5 Learning Environment: Aim for continuing education and entrepreneurship in emerging areas of

computing

List of Programme Outcomes [PO] Graduates will be able

PO PO Statement

PO1 Engineering knowledge: Apply the knowledge of mathematics, science, engineering

fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2 Problem analysis: Identify, formulate, review research literature, and analyze complex

engineering problems reaching substantiated conclusions using first principles of mathematics,

natural sciences, and engineering sciences.

PO3 Design/development of solutions: Design solutions for complex engineering problems and

design system components or processes that meet the specified needs with appropriate

consideration for the public health and safety, and the cultural, societal, and environmental

considerations.

PO4 Conduct investigations of complex problems: Use research-based knowledge and research

methods including design of experiments, analysis and interpretation of data, and synthesis of the

information to provide valid conclusions.

PO5 Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern

engineering and IT tools including prediction and modeling to complex engineering activities

with an understanding of the limitations.

PO6 The engineer and society: Apply reasoning informed by the contextual knowledge to assess

societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the

professional engineering practice.

PO7 Environment and sustainability: Understand the impact of the professional engineering

Page 8: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 8 of 195

solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for

sustainable development.

PO8 Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms

of the engineering practice.

PO9 Individual and team work: Function effectively as an individual, and as a member or leader in

diverse teams, and in multidisciplinary settings.

PO10 Communication: Communicate effectively on complex engineering activities with the

engineering community and with society at large, such as, being able to comprehend and write

effective reports and design documentation, make effective presentations, and give and receive

clear instructions.

PO11 Project management and finance: Demonstrate knowledge and understanding of the

engineering and management principles and apply these to one’s own work, as a member and

leader in a team, to manage projects and in multidisciplinary environments.

PO12 Life-long learning: Recognize the need for, and have the preparation and ability to engage in

independent and life-long learning in the broadest context of technological change.

PSO PSO Statement

PSO1 Select and incorporate appropriate computing theory principles, data structures and algorithms,

programming paradigms to innovatively craft scientific solution addressing complex computing

problems.

PSO2 Adapt to new frontiers of science, engineering and technology by getting acquainted with

heterogeneous computing environments and platforms, computing hardware architectures and

organizations through continuous experimentation.

PSO3 Conceive well-formed design specifications and constructs assimilating new design ideas and

facts for identified real world problems using relevant development methodologies and practices,

architecture styles and design patterns, modeling and simulation, and CASE tools.

PSO4 Exercise research and development aptitude focusing knowledge creation and dissemination

through engineering artifacts construction, preparation and presentation of engineering evidences

using procedures, techniques, guidelines, and standards considering technology migration and

evolution.

Page 9: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 9 of 195

FF No. : 654

CS101THL: Computer Programming

Credits: 5 Teaching Scheme: Theory : 3 Hours / Week

Lab. : 2 Hours / Week

Unit 1: Introduction to programming (6 Hours)

Problem solving using computers; algorithms and flowcharts; using simplecpp graphics

commands; notion of syntax and semantics; Repeating a block of commands; Nested repeat;

numerical functions; comments; Data types; identifiers; initialization; const; Input and

Output; Arithmetic operators; programming idioms; Compound assignment; blocks; scope

and shadowing.

Unit 2: Flow of Control (7 Hours)

Conditional Constructs: Relational and Logical Operators, various forms of if..else

statements, ternary operator, switch..case statement;

Loops: Types of Loops, while, do..while, for, break and continue, goto statement.

Unit 3: Array and Strings (7 Hours)

Arrays: Definition, syntax, element operations, memory representation, initialization. Two

dimensional array, row and column major;

Applications of arrays: sorting, searching and matrix operations;

Strings: Introduction, Array of characters, output, input, character string constant,

Accepting multiword string, Array of strings.

Unit 4: Pointers, Functions and Recursion (10 Hours)

Pointers: Definition, syntax, address of operator, pointer variables, relevance of data type

in pointer variables, dereferencing operator, Pointer to pointer, address arithmetic;

Accessing array elements using pointers

Functions: Introduction; definition; anatomy of function; execution of function; Scope of

various types of variable; scope; local and global variables; nested function call; returning

values from function; Menu driven programs;

Function and Pointers: Call by value v/s call by address, Passing array to function,

returning pointers from function, dangling pointers;

Function and strings: Library functions from string.h library, building user defined

functions for string operations;

Recursive Function: Definition, Examples, Types of recursion.

Unit 5: Structures (6 Hours)

Structure: Need, Definition, syntax, declaration and initialization, structure variables,

accessing and assigning values to structure variables, “dot” operator;

Applications of structure: Functions and structures, array and structure, structure within a

structure, pointers and structures.

Unit 6: File handling (4 Hours)

Page 10: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 10 of 195

Introduction to file handling, using file pointers, file opening modes, reading from file,

writing into file, closing file, fscanf,fprintf,fread,fwrite,fseek,ftell,rewind.

Page 11: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 11 of 195

List of Practical:

Sr. No. Topic

1 Graphics: Drawing basic diagrams using SimpleCpp

2 Making computer calculate stuff : calculating average, finding roots of quadratic

equation, complex numbers etc.

3 Switch statement: controlling the turtle

4 Loops, Conditionals and Arithmetic operations: Converting base of a number,

Generating arithmetic and geometric progressions, Buttons on Canvas, Reversing n

digit number etc.

5 Example: marks display program, find min/max Generate roll numbers

6 Linear and Binary Search

7 Bubble sort

8 Insertion and Selection Sort

9 Matrix arithmetic

10 Demonstrating pointer to pointer, pointer arithmetic

11 Assignment on functions – menu driven programs, etc.

12 Using library functions

13 Implementing User defined string functions

14 Calculate factorial, generating progressions, GCD, LCM using recursion

15 Create Structures for: student result, employee payroll, library book issuing

16 File handling: Store employee records in a file

Text Books:

Page 12: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 12 of 195

1. "An Introduction to Programming through C++ ", AbhiramRanade, Mc Graw Hill Education. ISBN 978-9-33-290151-3

2. “Let us C”, Y. Kanetkar, Second Edition, BPB Publication. ISBN: 8176566217.

Reference Books:

1. “Programming language – ANSI C”, Brain W Kernighan and Dennis Ritchie, Second edition ISBN 0-13-110370-9

2. “Programming with C- Schaum’s outline Series”, B. Gottfried, Second edition, Tata McGraw Hill Publication, ISBN 0-07-463491-7

3. “C By Example”, Kalicharan Noel, UK, Cambridge University Press 4. “C How to Program”, Deitel H N, Deitel P J, third edition, New Delhi, Prentice

Hall of India, 2002 5. “A first book of C- Fundamental of C Programming”, Gary Bronson and Stephen

Menconi, ISBN: 0314073361,

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Apply programming fundamentals to construct concise solutions.

2. Demonstrate available algorithmic principles to generate efficient solutions.

3. Justify modular programming approach by making use of elementary as well as

superior data structures.

4. Implement programming constructs to solve real world problems.

5. Construct derived data type for real world entities.

6. Apply file handling for permanent storage of data.

Page 13: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 13 of 195

MO

DU

LE

III

Page 14: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 14 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

S.Y. B. Tech. Structure with effect from Academic Year 2017-18

Module 1II

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS201TH

Computer

Organization

(TH)

S1 3 - 35 30 - 35 3

CS202THP

Object

Oriented

Programming

(THP)

S2 3 2 - 35 - 30 35 4

CS203TLP

Data Structure

(TLP)

S3 3 2 2 35 - 30 35 5

CS204THL

Digital

Electronics and

Logic Design

(THL)

S4 3 - 2 35 - 30 35 4

CS205TH

Discrete

Structure and

Graph Theory

(TH)

S5

3 - 35 30 - 35 3

HS251TH

Engineering

and

Managerial

Economics

HSS 2 - - 35 30 - 35 2

Page 15: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 15 of 195

(HSS) (TH)

CS212SD

Core Java P1

- 2 30 70 2

CS213SD

Python P2

- 2 30 70 2

CS214SD

PHP-MySQL

P3

- 2 30 70 2

CS215SD

Problem

Solving

Programming

P4

- 2 70 30 2

CS216INT

Summer

Training

TOTAL 17 4 6 23

Page 16: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 16 of 195

FF No. : 654

CS201TH : Computer Organization

Credits: 3 Teaching Scheme: 3hrs / Week

Unit 1: Computer Evolution & Arithmetic (7hours) Organization & Architecture, Structure & Function, and Brief History of computers, Von

Neumann Architecture, Integer Representation: Fixed point & Signed numbers. Integer

Arithmetic: 2’s Complement arithmetic, multiplication, Booth’s Algorithm, Division

Restoring Algorithm, Non Restoring algorithm, Floating point

representation: IEEE Standards for Floating point representations.

Unit 2: Processor Design (6 hours) CPU Architecture, Register Organization, Instruction types, Types of operands,

Instruction formats, addressing modes and address translation. Instruction cycles. RISC

Processors: RISC- Features, CISC Features, Comparison of RISC & CISC Superscalar

Processors. Case study of Processor.

Unit 3: Control Unit (6 hours) Fundamental Concepts: Single Bus CPU organization, Register transfers,Performing an

arithmetic/ logic operations, fetching a word from memory, storing a word in memory,

Execution of a complete instruction. Micro-operations, Hardwired Control, Example-

Multiplier CU. Micro-programmed Control: Microinstructions, Microinstruction-

sequencing: Sequencing techniques, Micro-program sequencing, Multi Bus CPU

organization.

Unit 4: Memory Organization (8 hours) Need, Hierarchical memory system, Characteristics, Size, Access time, Read Cycle time

and address space. Main Memory Organization: ROM, RAM, EPROM, E2PROM,

DRAM, Design examples on DRAM, SDRAM, DDR3, Cache memory Organization:

Address mapping, Replacement Algorithms, Cache Coherence. Virtual Memory:Address

Translation Virtual to Physical,Segmentation, Paging.

Unit 5: Pipelining (7 hours) Basic concepts:role of cache memory,pipeline performance.

Data hazards:operand forwarding, handling data hazards in software, side effects.

Instruction hazards: unconditional branches,conditional branches and branch

prediction.

Performance considerations: effect of instruction hazards, number of pipeline stages

Unit 6: Parallel Processing (6 hours) Necessity of high performance, Constraints of conventional architecture, Parallelism in

Uniprocessor system, Evolution of parallel processors, Architectural Classification,

Flynn’s, Fengs,Handler’s Classification, Multiprocessors architecture basics, Parallel

Programming Models : Shared memory, Message passing, Performance considerations :

Amdahl’s law,performance indications.

Page 17: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 17 of 195

Text Books 1. William Stallings, “Computer Organization and Architecture: Designing for Performance”, 7th Edition, Pearson Prentice Hall Publication, ISBN 81-7758-9 93-8. 2. C. Hamacher, V. Zvonko, S. Zaky, “Computer Organization”, 5th Edition, Tata McGraw Hill Publication, ISBN 007-120411-3. 3. Kai Hwang, "Advanced Computer Architecture", Tata McGraw-Hill ISBN 0-07-113342-9

Reference Books

1. Hwang and Briggs,“Computer Architecture and Parallel Processing”, Tata McGraw Hill Publication ISBN 13: 9780070315563. 2. A. Tanenbaum, “Structured Computer Organization”, Prentice Hall Publication, ISBN 81 – 203 – 1553 – 7, 4th Edition. Course Outcomes:

Student will be able to -

1. Understand the structure, function and characteristics of computer systems.

2. Describe the working of Central Processing Unit and RISC and CISC Architecture.

3. Explore the knowledge about Control Unit Design.

4. Design memory with due consideration of tradeoffs and performance issues.

5. Analyze a pipeline for consistent execution of instructions with minimum hazards.

6. Acquaint the advanced concepts of computer architecture.

Page 18: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 18 of 195

FF No. : 654

CS202THP : Object Oriented Programming

Credits: 3 Teaching Scheme: 3hrs / Week

Unit 1: Fundamentals of C++ (8 Hours)

Programming paradigms: Imperative/Procedural, Object Oriented, Functional

Programming, Logic Programming. Need of Object-Oriented Programming (OOP), Basic

Concepts of OOP, Benefits/ applications of OOP.

C++ Programming: Basics, Data Types, Structures, Class, Object, class and data

abstraction, class scope and accessing class members, separating interface from

implementation, controlling access to members.

Functions:Function prototype, Constructors, Destructors, Copy Constructor, Objects and

Memory requirements, Static Class members, Data abstraction and information hiding,

Inline function, Friend Functions.

Operator Overloading: Concept, Operator overloading, Overloading Unary Operators,

Binary Operators.

Unit 2: Inheritance and Polymorphism (8 Hours)

Inheritance: Base Class and derived Class, protected members, relationship between

base Class and derived Class, Constructor and destructor in Derived Class, Overriding

Member Functions, Types of Inheritance, Public and Private Inheritance, Ambiguity in

Multiple Inheritance, constructors in derived classes, Aggregation.

Polymorphism: Concept, Types of polymorphism, relationship among objects in

inheritance hierarchy, Function overloading,

Virtual Functions: Pointers- indirection Operators, Memory Management: new and

delete, this pointer ,Pointers to Objects, Pointer to derived classes, Function pointers,

Pure virtual function , Abstract classes.

Unit 3: Fundamentals of Java (6 Hours)

Java characteristics, Classes and Objects, Methods and Constructors. Information hiding:

access modifiers, Static keyword: class variables and instance variables, Class methods

and instance methods. Arrays, Strings.

Inheritance: Types of inheritance, Constructors in Derived Classes, Overriding & Hiding

Fields & Methods, Interfaces.

Polymorphism: Static and Dynamic. Abstract classes & methods, Final classes &

methods.

Unit 4: Java Exception Handling, Packages and Multithreading (6 Hours)

Exception Handling: Exceptions, checked & unchecked exceptions, User-defined

exceptions.

Packages: API packages, create, access and use.

Multithreading: Thread life Cycle, Thread Priority, Thread Methods, Inter-thread

Communication, Producer-Consumer using Java.

Unit 5: Java I/O (6 Hours)

Page 19: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 19 of 195

Java I/O : Introduction to Streams, types of streams: iostreams, Readers and Writers,

Console class, Print writer, Stream Benefits.

File management: File Management and Processing, Primitive Data Processing, Object

Data Processing, Random Access File, Native Methods.

Unit 6: Java GUI (6 Hours)

Java GUI: Applet, Applet vs Application. AWT, Swing, Components.

Layout Manager: Flow, Border, Grid and Card.

Label, Button, Choice, List, Event Handling (mouse, key), Menus, Jtables, Adapter

classes, Database connectivity

Text Books: 1. E. Balagurusamy; “Object oriented programming with C++”; 4th Edition,Tata McGraw-Hill. 2. Herbert Schildt; “Java: The Complete Reference”; 7th Edition, Tata McGraw Publication. Reference Books: 1. R. Lafore; “The Waite Group's Object oriented Programming in C++”; 3rd Edition, Galgotia Publications. 2. E. Balagurusamy; “Programmmng with Java”;5th Edition,Tata McGraw-Hill. 3. Cay S Horstmann, Gary Cornell; “Core Java 2 Volume – I ”, 8th Edition, Pearson Education. 4. Bjarne Stroustrup ;“ Object-Oriented Programming in C++ ” ;4th Edition,Sams Publishing.

Course Outcomes:

The student will be able to –

1. Analyze the strengths of object oriented programming.

2. Develop programming application using C++.

3. Demonstrate the concepts of data encapsulation, reusability and polymorphism.

4. Create solutions to problems by applying the knowledge of Exception handling,

Packages and Threads.

5. Design an application using Java I/O’s, File handling.

6. Solve real world problems with the help of event-based GUI handling principles.

Page 20: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 20 of 195

FF No. : 654

CS203TLP: Data Structures

Credits: 5 Teaching Scheme: Theory: 3 Hours / Week

Lab: 2 Hours/Week

Project Based Lab: 2 Hours/Week

Unit 1: Fundamentals of Data Structures, Sorting & Searching (6 Hours)

Introduction, Types: Primitive, Non primitive, Linear, Nonlinear, Static, Dynamic Data

structures, Pointers in C, Single and Multidimensional arrays: Memory representation and

indexing, operations on multidimensional arrays. Time & Space Complexity Analysis.

Sorting Techniques: Insertion, Bucket, Merge, Quick and heap sort. Binary search,

Fibonacci search.

Unit 2: Stack and Queue (6 Hours)

Stack: Fundamentals of stack, representation using array, Applications of stack:

Recursion, Validity of parentheses, Expression conversions and evaluations, mazing

problem. Queue: Fundamentals of queue, representation using array, Types of queue,

Applications of Queue: Job Scheduling, Josephus problem etc.

Unit 3: Linked Lists (6 Hours)

Dynamic memory allocation, Singly Linked Lists, Doubly linked Lists, Circular liked

lists, and Generalized linked lists, Applications: Stack & Queue using linked list,

Polynomial Manipulation using linked list. Dynamic memory allocation for

multidimensional arrays.

Unit 4: Trees (8 Hours)

Basic terminology, representation using array and linked list, Tree Traversals: Recursive

And Non recursive, Operations on binary tree: Finding Height, Leaf nodes, counting no

of Nodes etc., Construction of binary tree from traversals, Binary Search trees(BST):

Insertion, deletion of a node from BST. Threaded Binary tree (TBT): Creation and

traversals on TBT, Height Balanced Tree (AVL): Rotations on AVL tree, Expression

Trees, Gaming Trees.

Unit 5: Graph (8 Hours)

Terminology and representation, Traversals, Connected components and Spanning trees:

Prims and Kruskal’s Algorithm, Shortest Paths and Transitive Closures: Single Source

All destinations (Dijkstra’s Algorithm), all pair shortest path algorithm, Topological Sort.

Unit 6: Hashing (6 Hours)

Hashing techniques: Hash table, Hash functions, and Collision, Cuckoo Hashing,

Overflow Handling Evaluation of Overflow techniques. Dynamic Hashing: Motivation

for Dynamic Hashing, Dynamic Hashing using Directories, directory less Dynamic

Hashing. Bloom Filters Bloom Filter Design, Count Min sketch

List of Practicals: (For THL, TLP courses)

Page 21: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 21 of 195

1. Assignment based on Sorting and Searching.

2. Assignment based on Stack Application

3. Assignment based on Queue Application

4. Assignment based on different operations on linked list.

5. Assignment based on BST operations

6. Assignment Based on TBT operations

7. Assignment based on AVL tree

8. Assignment based on DFS and BFS

9. Assignment based on MST

10 Assignment Based on Shortest path problem

11 Assignment based on Hashing

12 Assignment based on Bloom Filters

OR

List of Project areas: (For THP, TLP courses)

1. Job Scheduling

2. String processing

3. Dictionary and Search engines

4. Modeling the real world problems using graphs and trees

5. Database management system using file strucures and Hashing techniques

Text Books: 1. Fundamentals of Data Structures in C”, E. Horwitz , S. Sahani, Anderson-Freed, Second Edition, Universities Press. 2. Data structures using C and C++”, Y. Langsam, M.J. Augenstein, A.M.Tenenbaum, Pearson Education, Second Edition Reference Books:

1. An Introduction to data Structures with applications”, J. Tremblay, P. soresan, TMH Publication, 2nd Edition.2.

Course Outcomes:

The student will be able to –

1. To interpret and diagnose the properties of data structures with their memory

representations and time complexity analysis.

2. To use linear data structures like stacks, queues etc. with their applications

3. To handle operations like searching, insertion, deletion, traversing mechanism etc. on

various data structures with the help of dynamic storage representation.

4. To demonstrate the use of binary tree traversals and to perform various operations on

non-linear data structures.

5. To handle the operations on Graph data structure and to solve the applications of

Graph data structure.

6. To design and analyze the appropriate data structure by applying various hashing

techniques.

Page 22: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 22 of 195

FF No. : 654

CS204THL: DIGITAL ELECTRONICS AND LOGIC DESIGN

Credits: 04 Teaching Scheme: - Theory: 3 Hours/Week

Lab: 2 Hours/Week

Unit 1: Combinational logic circuits (7 Hours)

Codes: BCD code, Excess-3 code, Gray code. Code conversions. Multiplexers and

Demultiplexers, design examples:code converter. Encoder: Priority encoders. Decoders:

74138. BCD adder and subtractor. Parity generator and checker, Digital comparator:

7485.

Unit 2: Sequential logic circuits (7Hours)

Introduction of flip-flop (F.F), 1 bit memory cell, clocked S-R F.F., J-K F.F. race around

condition, M/S J-K F.F, flip-flop truth table, excitation table, flip-flop conversion, flip-

flop characteristics. T and D F.F, Design of 4 – bit UP-Down ripple counter using J-K

flip-flop, Design of Synchronous 3 bit up/down counter, mod-n counters (IC -7490,

7493). Moore/Mealy M/c's: representation techniques, state diagrams, state tables, state

reduction, state assignment, implementation using flip-flops.

Unit 3:Algorithmic State Machines and RTL (7 Hours)

Sequence generator. Shift register (modes of operation), 4 bit bi-directional universal

shift register, application of shift registers (Ring counter, Sequence generator, Johnson's

counter.) ASM charts, notations, design of simple controller, multiplexer controller

method. RTL notations and implementation. Examples on ASM, RTL.

Unit 4: Logic Families (7Hours)

Characteristics of Digital ICs: Speed, Power dissipation, fan-out, current and voltage

parameters, noise margin, operating temperature etc., TTL: Operation of TTL NAND

gate, Standard TTL, TTL Characteristics, Active pull-up, Wired-AND, totem pole, open

collector, Unconnected Inputs. CMOS Logic: CMOS Inverter, CMOS NAND and NOR,

CMOS characteristics. Wired-logic, Unconnected Inputs, Open-Drain Outputs,

Comparison of TTL and CMOS, interfacing TTL to CMOS. In terfacing CMOS to TTL,

Tri-state logic: tri-state buffers, inverters

Page 23: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 23 of 195

Unit 5: Programmable Logic Devices (6 Hours)

Programmable Logic array: Input, Output Buffers, AND, OR, Invert/Non-Invert Matrix,

Programming the PLA, Applications of PLAs to implement combinational and sequential

logic circuits Introduction to :FPGA, CPLD. Comparison of FPGA and CPLD.

Unit6: VHDL programming (6 Hours)

Introduction to VHDL: Modeling Digital systems. Different types of modeling: Structural

modeling, Behavior modeling and Data Flow modeling. Design and programming of

combinational and sequential circuit based on VHDL modeling types.

List of Practical(THL)

I: Combinational Logic Design

1. Verification of Logical Gates and Boolean Algebra.

2. Code converters, e.g. Excess-3 to BCD and vice versa using logical gates.

3. Multiplexer - e.g. 16:1 Mux using 4:1 Mux (IC 74153).

4. Decoder – e.g. 2 bit comparator (IC 74138).

5. BCD adder –using IC 7483

IISequential Circuit Design (Any six)

1. Conversion of flip-flops. e.g. JK to D, T.

2. Ripple (asynchronous) mod –N counter using J-K F-F.

3. Ripple (asynchronous) mod –N counter using IC 7490.

4. Synchronous 2 bit Up /down counter using JK flip-flop.

5. Sequence generator using JK flip-flop

6. Pseudo random number generator using 74194.(universal shift register)

7. Sequence detector (Moore ckt) using JK flip-flop

8. Sequence detector (Mealy ckt) using JK flip-flop

IIIASM (Any one)

1. Simple ASM using multiplexer controller method using Simulator.

2. Design of simple combinational circuit: half adder and subs tractor using VHDL

language.

Page 24: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 24 of 195

Text Books

1. R.P. Jain, “Modern Digital Electronics,”3rdEdition, Tata McGraw-Hill, 2003, ISBN 0 - 07 - 049492 – 4.

2. J. Bhaskar, Englewood Cliffs, “A VHDL Primer,” 2nd Edition Prentice Hall, 1994, ISBN-13: 978- 0131814479.

Reference Books 1. M. Mano, “Digital Design”, 3rd Edition, Pearson Education, 2002, ISBN - 81 - 7808 –

555 – 0. 2. A. Malvino, D. Leach, “Digital Principles and Applications”, 5th Edition, Tata McGraw

Hill, 2003, ISBN 0 - 07 - 047258 – 05.

Course Outcomes:

Students will be able to -

1. Construct combinational circuits.

2. Design sequential circuits.

3. Develop the applications of sequential circuits.

4. Analyze internal structure of logic gates.

5. Select an appropriate design and give solution for the Programmable Devices.

6. Make use of advance programming techniques in Digital systems.

Page 25: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 25 of 195

FF No. : 654

CS205TH: Discrete Structure and Graph Theory

Credits: 03 Teaching Scheme: 3 Hours / Week

Unit 1

Logic and Proofs (6 hrs) Propositional logic, applications of propositional logic, propositional equivalences,

predicates and quantifiers, rules of inference, introduction to proofs: direct,

contrapositive, contradiction, counter example, principle of mathematical induction,

strong induction. Proving correctness of programs.

Unit 2

Elementary Discrete Structures & Basic Counting (7 hrs)

Elementary set theory, relations, functions, basic counting principles, permutations,

combinations, generalized permutations and combinations (with/without repetitions,

distinguishable/indistinguishable objects), Binomial coefficients and identities.

Unit 3

Advanced Counting Techniques (7 hrs)

double counting, combinatorial proof technique., Pigeon-Hole Principle, generalized

pigeon-hole principle, Some applications from: Ramsey theorem, Mantel’s theorem,

Turan’s theorem, Erdos-Szekeres theorem. Inclusion Exclusion Principle: Counting with

Venn Diagrams, counting Derangements, number of primes up to n, number of onto

functions, Euler’s phi function.

Unit 4

Recurrence relations and Generating Functions (6 hrs)

Recurrence relations, modeling using recurrence relations, some examples from:

Fibonacci numbers, Catlan numbers, Derangements, Tower of Hanoi, partitions, solution

of linear recurrence relations with constant coefficients (homogeneous and

inhomogeneous), generating functions and their application in counting.

Unit 5

Elementary Number Theory (7 hrs)

Integers, divisibility, greatest common divisor, Euclid's algorithm, linear congruences,

chinese remaindering theorem, prime numbers: Fundamental Theorem of Arithmetic,

infinitely many primes, large gaps in primes, distribution of primes, prime number

theorem (without proof).

Introduction to groups, some natural examples including multiplicative group modulo

primes, subgroups, Lagrange's theorem and implications: Fermat’s little theorem, Euler’s

theorem.

Unit 6

Graph Theory (7 hrs)

Page 26: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 26 of 195

Graphs, different representations, properties of incidence and adjacency matrices,

directed/undirected graphs, connected components, degree of a vertex, paths, cycles in

graph, Euler and Hamiltonian tours/graphs, Trees, bipartite graphs (graph with only odd

cycles, 2-colorable graphs), Planar graphs, Theorem on bound on number of edges,

Graph colorings, matching in bipartite graphs.

Text Books:

1. “Discrete Mathematics and its applications” by Kenneth Rosen (William C Brown

Publisher) 2. “Applied Combinatorics” by Alan Tucker (Wiley Publishing company) 3. “Combinatorics: Topics, techniques, algorithms” by Peter J. Cameron (Cambridge

University Press) 4. Graph Theory by Reinhard Diestel (Springer Verlag Publishing Company) 5. Introduction to Graph Theory by Douglas B. West ( Prentice-Hall publishers)

The student will be able to –

1. Reason mathematically about elementary discrete structures (such as functions,

relations, sets, graphs, and trees) used in computer algorithms and systems

2. Describe the elementary properties of modular arithmetic and their applications in

Computer Science like cryptography.

3. Summarize graph theory fundamentals and their applications

4. Develop recurrence relations for a wide variety of interesting problems

5. Express mathematical properties via the formal language of propositional and

predicate logic

6. Demonstrate use of pigeon-hole and inclusion-exclusion principle in solving

elegant and important problems

Page 27: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 27 of 195

FF No.: 654

HS251TH: ENGINEERING & MANAGERIAL ECONOMICS

Credits:2 Teaching Scheme: Theory 2 Hours / Week

Unit I (07 Hrs)

Engineering Economic Analysis

A. Introduction, Concept of Money – Its Functions & worth. Inflation – Concept,

Causes, Remedies to control inflation, Value of Currency, Factors governing

exchange rates, Currency Fluctuations. Concept of Taxes, Types of Taxes – Direct &

Indirect, Depreciation. Effect of above concepts on decision making.

B. Significance of above concept in real life decision making

Unit II (07 Hrs)

Time Value of Money& Life Cycle Costing

A. Concept of Interest, Time Value of Money – Basis for comparison of alternatives,

Discount Rate, Compound Rate, Present Worth, Future Worth, Annual Worth, Annuity,

Perpetuity. Life Cycle Costing - Introduction, methodology, applications of LCC in

industrial world, differentiation with traditional costing methods, Capital Budgeting:

DCF & NDCF Techniques: Payback, Discounted Payback, ARR, IRR, NPV, Annual

Worth, Cost Benefit Ratio.

B. Numerical Applications on Time Value of Money

Unit III (07 Hrs)

Concept of Demand and Supply

A. Law of Demand & Supply: Meaning and Determinants of Demand. Demand Function.

Law of Demand, Market Demand, Elasticity of demand. Types of elasticity.

Measurement of elasticity. Significance and uses of the elasticity. Meaning and

Determinants of Supply, Law of supply. Equilibrium of demand and supply i.e. price

determination.

B. Exceptions of Law of Demand & Supply

Unit IV (07 Hrs)

Concept of Utility, Competition

A. Law of Diminishing Marginal Utility – Concept, Law of Diminishing Marginal Utility

Price Determination, Competition – Concept, Types (Monopoly, Oligopoly, etc.),

Benefits to Buyer & Seller, Economies of Scales, Law of Variable Proportions

B. Cases related with above concepts

Page 28: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 28 of 195

Text Books 1. Theusen H.G., Engineering Economic Analysis, Prentice Hall of India

2. Henry M. Steiner, Engineering Economic Principles, McGraw Hill

3. S.M. Mahajan, Engineering Economics, Everest Publishing House, Pune

4. Samuelson PA, Nordhaus WD, Economics, Tata McGraw Hill

Reference Books 1. Colin Drury, “Management and Cost Accounting”, English Language Book Society,

Chapman and Hall London.

2. Khan M. Y., Jain P. K., “Financial Management”, Tata McGraw Hill

Course Outcomes:

Our students will be able to:

1. Analyze the effect of inflation, currency fluctuations, and taxes on decision

making

2. Compare and select investment alternatives based on costs and time value of

money

3. Analyze the impact of demand and supply on pricing of product and competition

4. Understand the concept of utility and competition and its relevance in business

environment

Page 29: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 29 of 195

FF No.: 654

CS213SD: Python

Credits:2 Teaching Scheme: Lab 2 Hours / Week

List of Practical’s:

1. Syntax basics, Arithmetic/String Operations, Input/Output

2. Control Flow constructs: If-else, Relational and Logical Operators

3. Iteration: While loop, For loop

4. Collections: Lits, Tuples

5. Collections: Sets, Dictionary

6. Functions and Modules:sys, math, time

7. File Handling: Data streams, Access modes, Read/Write/Seek

8. Exception handling: hierarchy, raise, assert

9. OOP: Classes, Objects

10. GUI programming: TkInter

Text Books

1. Exploring Python, Timothy Budd, Mc Graw Hill Publication, ISBN:9780073523378, August 2010. 2. Beginning Python, Peter C. Norton, Alex Samuel, Dave Aitel, Eric Foster-Johnson, Leonard Richardson, Jason Diamond, Aleatha Parker, Michael Roberts, ISBN: 978-0-7645-9654-4, August 2005. Reference Books 1.Python: Create - Modify - Reuse, James O. Knowlton, Wrox Publication, ISBN: 978-0-470-25932-0, July 2008. 2. Professional Python Frameworks: Web 2.0 Programming, Dana Moore, Raymond Budd, William Wright, Wrox Publication, ISBN: 978-0-470-13809-0, October 2007.

Page 30: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 30 of 195

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Formulate a concrete problem definition for a given problem with consideration for

Python specific data structures and capabilities.

2. Develop functional, reliable and user friendly Python programs for given problem

statement and constraints.

3. Evaluate various solution alternatives in terms of correctness, space and time

complexity and usability.

4. Utilize state-of-the-art tools and techniques for efficient software development.

5. Defend the efficiency of proposed solution in terms of the choice of data structures and

algorithms.

6. Apply the problem solving and programming skills learned through the course for

tackling relevant pressing issues in public and private sectors.

Page 31: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 31 of 195

FF No.: 654

CS214SD: PHP-MySQL

Credits:2 Teaching Scheme: Lab 2 Hours / Week

List of Practical’s:

1. Design a web page using HTML5 and CSS.

2. Design a PHP page to demonstrate the use of variables, functions, conditional and

lopping constructs.

3. Design a web form using PHP and apply validation.

4. Design a web page to demonstrate the use of session and cookie.

5. Implement user defined exception handling for the web page.

6. Design an application in PHP using MySQL.

7. Design web page using AJAX and PHP

8. Design file upload and download program in PHP

9. Perform read, update, create and manipulate an XMLdocument in PHP using

XML-Parser.

10. Design a client agent to send an email in PHP

11. Mini Project

Text Books: 1. Beginning PHP6, Apache, MySQL® Web Development” by Timothy Boronczyk, Elizabeth Naramore, Jason Gerner, Yann Le Scouarnec, Jeremy Stolz, Michael K. Glass, Wiley Publishing, Inc, ISBN: 978-0-470-39114-3, 2009

Reference Books: 1.HTML & CSS: The Complete Reference”, Thomas Powell, Tata McGraw Hill Publication ISBN: 978-0-07-174170-5, Fifth edition, 2010

Course Outcomes:

The student will be able to –

1. Simplify the data manipulation using MYSQL database and Flat files

2.Design the web pages using HTML, AJAX and apply CSS formatting styles for look

and feel

3.Refine dynamic web pages with user defined exception, session, cookies and filters

4. Choose suitable IDE for the development of Desktop/Mobile devices web applications

5.Deliver realistic and extensible web application product for the benefit of individuals

and society

6.Practice and utilize PHP programming paradigms and principles of Web development

practices

Page 32: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 32 of 195

FF No. : 654

CS215SD : Problem solving and programming.

Credits: 2 Teaching Scheme: Lab: 2 Hours/Week

1. Defining the Problem and Gathering Data , Formulating a Mathematical Model,

Deriving Solutions from the Model ,Testing the Model, Preparing to Apply the

Model, Implementation.

2. Introduction to programming paradigms- Imperative, Declarative, Functional,

Object oriented, Structured.

3. Fundamental Data structures: representation, selection of proper data structure,

application.

4. Recursive formulation- Tower of Hanoi, Permutations and combinations, 8

queen’s problem.

5. String processing and pattern searching-linear and sub linear pattern search.

6. Dynamic Programming formulation.

7. Statistical computation: Curve fitting and linear regression.

8. Numerical Integration and Differentiation.

9. Numerical Solution of Ordinary Differential Equations.

10. Solution for the optimization problems using

- Linear programming,

- integer programming,

- Quadratic programming,

- The Transportation and Assignment Problems.

11. Algorithmic and programming puzzles.

- Programming Assignments based on above topics needs to be implemented by

using suitable programming paradigm.

Text Books:

1. FREDERICK S. HILLIER, ”Introduction To Operations Research,” seventh edition, Mac

Graw Hill publication.

2. Eric S Robert, ”Thinking Recursively”, John Wiley & sons.

3. M.Goyal,”Computer Based numerical and Statistical Techniques”, Infinity Science Press

Llc.

Page 33: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 33 of 195

Course Outcomes:

After completion of this course student will be able to:

1. Select appropriate programming paradigm for solution of given problem.

2. Apply suitable data structure for efficient storage and retrieval of the data.

3. Formulate recursive and dynamic programming solution.

4. Implement programming solution for statistical analysis techniques.

5. Implement programming solution for optimization problems using Linear

programming

6. Solve and scale up algorithmic puzzles to realistic case studies.

Page 34: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 34 of 195

FF No. : 654

CS216INT: SUMMER TRAINING

Credits: Teaching Scheme:

Students pursuing summer training should undergo a minimum 2 weeks training from a

reputed research organization or an IT industry. Students are required to present their

work upon successful completion of the internship.

Course Outcomes:

Upon completion of the course, engineering graduates will be able to

CO CO Statement

CO1 Analyse real life industry problems

CO2 Create solutions to problems with the help of latest tools

CO3 Maintain work ethic in organised sector

CO4 Cooperate with diverse teams and effectively communicate

with all the stake holders

CO5 Adapt to changing work environments

CO6 Produce solutions within the technological guidelines and

standards

Page 35: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 35 of 195

MO

DU

LE

IV

Page 36: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 36 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

S.Y. B. Tech. Structure with effect from Academic Year 2017-18

Module 1V

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS206TLP

Advanced Data

Structure (TLP)

S1 3 2 2 35 - 30 35 5

CS207TH

Automata

Theory (TH)

S2 3 - 35 30 - 35 3

CS208THL

Microprocesso

r and

Interfacing/

(THL)

S3 3 2 35 - 30 35 4

CS209THL

Computer

Graphics (THL)

S4 3 - 2 35 - 30 35 4

CS210TH

Linear Algebra

and Applied

Probability

S5

3 - 35 30 - 35 3

HS252TH

COSTING AND

COST

CONTROL

(HSS) (TH)

HSS 2 - - 35 30 - 35 2

Page 37: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 37 of 195

CS211PRJ

Mini Project

P1

2 - - - - - 2

TOTAL 17 4 6 23

Page 38: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 38 of 195

FF No. : 654

CS206TLP: Advanced Data Structures

Credits: 5 Teaching Scheme: Theory: 3 Hours / Week

Lab: 2 Hours/Week

Project Based Lab: 2 Hours/Week

Unit 1: Advanced Trees and Applications ( 7 Hours)

Red-Black Trees, van Emde Boas tree, Fusion tree, Dynamic Finger Search Trees, B

Trees and B+ Trees, Splay trees.

Unit 2: Priority Queues and Applications ( 8 Hours)

Amortized Analysis, Double Ended Priority queues, Leftist Trees, Binomial Heaps,

Fibonacci Heaps, skew heaps, pairing heaps.

Unit 3: Data Structures for Strings (5 Hours)

String Searching: preliminaries, the DAWG, the position Heaps, tries and compressed

tries, Suffix Trees and suffix arrays , Dictionaries Allowing Errors in Queries.

Unit 4: Randomized Data Structures (5 Hours)

Preliminaries of randomized algorithm and probability theory, Skip Lists: Structural

Properties of Skip Lists, Space Complexity of skip list. Treap: A Randomized Binary

Search Tree.

Unit 5: Spatial Data Structures (8 Hours)

Multidimensional Spatial Data Structures: introduction, point data, region data, Rectangle

data. Quad trees and Octrees: Quad trees for point data, spatial queries with region quad

tree. Interval trees, Segment trees, Range trees, and Priority Search Trees. Binary Space

Partitioning Trees, R-trees.

Unit 6: Miscellaneous Data Structures (7 Hours)

Google's Big Table, Data Structures for Sets: The Disjoint Set Union-Find Problem,

concurrent Data structures, Succinct Representation of Data Structures: Bit vector,

Succinct Dictionaries, Tree Representations. Persistent data structures. Cache-Oblivious

Data Structures

List of Practical’s:

1. Assignment based on operations on RED-Black trees and van Emde Boas trees.

2. Assignment based on B Trees and B+ Trees,

3. Assignment based on Priority Queues Application

4. Assignment based on tries.

5. Assignment based on Suffix Trees.

6. Assignment Based on Randomized Data Structures.

7. Assignment based on Quad trees and Oct trees

8. Assignment based on Interval trees, Segment trees, Range trees

9. Assignment based on R-trees

Page 39: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 39 of 195

10 Assignment Based on Disjoint Set data structures.

11 Assignment based on concurrent data structures.

12 Assignment based on Succinct data structures.

OR

List of Project areas:

1. Job Scheduling

2. String processing

3. Dictionary and Search engines

4. Modeling the real world problems using graphs and trees

5. Applications of B trees and B+ trees in Database management system

6. GIS

7. Image processing.

8. Internet routing

9. Computational biology

10. Computational geometry.

11. Data Mining.

Text Books: 1. Sartaj Sahni, Dinesh P. Mehta; Handbook of Data Structures and Applications; 2ndedition, Chapman & Hall/CRC. 2. Fundamentals of Data Structures in C”, E. Horwitz, S. Sahani, Anderson-Freed, Second Edition, Universities Press. Reference Books:

1. T. Cormen, R.Rivest, C. Stein, C. Leiserson, “Introduction to Algorithms”, Second Edition, PHI publication. 2. Peter Brass, Advanced Data Structures, First Edition, Cambridge University Press

Course Outcomes:

The student will be able to –

1. Model the real world problem with the help of appropriate tree data structure.

2. Analyze the amortized time complexity by applying suitable priority queue data

structure.

3. Comprehend and select the storage pattern for strings processing application.

4. Apply randomized data structures for real world problems.

5. Design suitable spatial data structure for the geometric problems.

6. Analyze the problem solutions based on state of the art Data structure

representation.

Page 40: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 40 of 195

FF No. : 654

CS207TH : Automata Theory

Credits: 03 Teaching Scheme: 3 Hours / Week

Unit 1: (7 Hours)

Finite Automata Introduction to Automata, Computability and Complexity theory, Automaton as a model

of computation, Central Concepts of Automata Theory: Alphabets, Strings, Languages.

Decision Problems Vs Languages. Finite Automata, Structural Representations,

Deterministic Finite Automata(DFA)-Formal Definition, Simplified notation: State

transition graph, transition table, Language of DFA, construction of DFAs for Languages

and proving correctness, Product construction, Nondeterministic finite Automata (NFA),

NFA with epsilon transition, Language of NFA, Conversion of NFA with epsilon

transitions to DFA, Automata with output. Applications and Limitation of Finite

Automata.

Unit 2: (7 Hours)

Regular and Non Regular Languages Regular expression (RE), Definition, Operators of regular expression and their

precedence, Algebraic laws for Regular expressions, Kleene’s Theorem: Equivalence

Regular expressions and DFAs, Closure properties of Regular Languages(union,

intersection, complementation, concatenation, Kleene clousure), Decision properties of

Regular Languages, Applications of Regular expressions Myhill-Nerode theorem and its

applications: proving non-regularity, lower bound on number of states of DFA, State

Minimization algorithm, Equivalence testing of DFAs. Non Regular Languages, Pumping

Lemma for regular Languages.

Unit 3: (7 Hours)

Context Free Grammars (CFG) Context Free Grammars: Definition, Examples, Derivation, Languages of

CFG, Constructing CFG, correctness proof using induction. Closure properties of CFLs

(Union, Concatenation, Kleene clousure, reversal). Derivation trees, Ambiguity in CFGs,

Removing ambiguity, Inherent ambiguity. Simplification of CFGs, Normal forms for

CFGs: CNF and GNF. Decision Properties of CFLs (Emptiness, Finiteness and

Membership). Applications of CFG.

Unit 4: (7 Hours)

PDA, Non-Context Free Languages, Context Sensitive Languages

Push Down Automata:Description and definition, Language of PDA, Acceptance by

Final state, Acceptance by empty stack, Deterministic, Non-deterministic PDAs, CFG to

PDA construction (with proof). Equivalence of PDA and CFG (without proof).

Intersection of CFLs and Regular language.

Pumping lemma for CFLs, non-Context Free Languages, Context Sensitive Languages,

Definition and Examples of Context Sensitive Grammars, Linear Bounded Automata.

Chomsky hierarchy.

Page 41: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 41 of 195

Unit 5: (6 Hours)

Introduction to Turing Machines Turing Machines: Basic model, definition and representation, Instantaneous Description,

Language acceptance by TM. Robustness of Turing Machine model and equivalence with

various variants: Two-way/One-way infinite tape TM, multi-tape TM, non-deterministic

TM, Universal Turing Machines. TM as enumerator. Recursive and Recursively

Enumerable languages and their closure properties.

Unit 6: (6 Hours)

Introduction to Undecidability Church-Turing Thesis and intuitive notion of Algorithm. Introduction to countable and

uncountable sets (countability of set of natural numbers, integers, rationals.

Uncountability of set of real numbers, points in plane), Encoding for Turing machines

and countability of set of all Turing machines. Existence of Turing unrecognizable

languages via Cantor's diagonalization. Undecidability of Halting problem. Examples of

undecidable problems: Post Correspondence Problem, Hilbert's 10th

Problem, Tiling

problem (without proof). Example of Turing unrecognizable language. Decision

properties of R, RE languages and Rice’s theorem.

Text Books: (As per IEEE format) 1.Hopcroft J, Motwani R, Ullman, Addison-Wesley, “Introduction to Automata Theory, Languages and Computation”, Second Edition, ISBN 81-7808-347-7. 2. Michael Sipser, Course Technology, “Introduction to Theory of Computation”, Third Edition, ISBN-10: 053494728X. Reference Books: (As per IEEE format) 1. J. Martin, “Introduction to Languages and the Theory of Computation”, Third edition, Tata McGraw-Hill, ISBN 0-07-049939-x, 2003.

Course Outcomes:

The student will be able to –

1. infer the applicability of various automata theoretic models for recognizing

formal languages.

2. discriminate the expressive powers of various automata theoretic and

formal language theoretic computational models.

3. illustrate significance of non determinism pertaining to expressive powers

of various automata theoretic models.

4. comprehend general purpose powers and computability issues related to

state machines and grammars.

5. explain the relevance of Church-Turing thesis, and the computational

equivalence of Turing machine model with the general purpose computers.

6. grasp the theoretical limit of computation (independent of software or

hardware used) via the concept of undecidability

Page 42: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 42 of 195

FF No. : 654

CS208THL : Microprocessor and Interfacings

Credits: 04 Teaching Scheme: Theory: 3 Hours / Week

Lab: 2 Hours / Week

Unit 1:Introduction to 8086 Microprocessor (7 Hours)

Introduction to 80x86 microprocessor, Internal Architecture, Generation of physical address,

Minimum & Maximum Mode, Ready and Reset pin significance ,study of 8086 supporting

chips 8282(Latch), 8284(Clock Generator), 8286(Trans receiver), 8288(Bus Controller), Timing

Diagram Read Write Machine Cycles, Real Mode.

Unit 2: Interrupt Structure and Programmable Interval (7Hours)

General Purpose Instructions, Address Translation, Addressing Modes, Introduction to

Assembly Language Programming, Examples on Programming. Interrupt Structure , Interrupt

service Routine, InterruptVector Table, Hardware and Software Interrupts, INTR,NMI ,

InterruptResponse, Execution of an ISR,Priority of Interrupts.

8253/8254–(Programmable Interval timer/counter) block diagram, control word & interfacing,

Operating Modes of 8253.

Unit 3:Interfacing with 8086 (7 Hours)

8255 (Programmable Peripheral Interface 8255)-block diagram, control word, OperatingModes

of 8255, interfacing ADC (Successive Approximation Method), DAC (R – 2R ladder Network).

8251(USART): Features, Block Diagram, Control & status registers, Operating modes,

Interfacing & Programming.

Unit 4: 80386 Programming Model (7Hours)

80386– Features and Architecture , 80386 Programming Model: Register Organization,

Segmentation- related instructions, descriptors, memory management through Segmentation,

logical to linear/physical address translation

Unit 5: 80386 Paging& Protection (6Hours)

Virtual Memory,Paging – support registers, descriptors, linear to physical address translation,

Control Registers.

Protection in segmentation, DPL,RPL & CPL, Privileged instructions, page level protection,

Translation Look aside Buffer.

Unit6: Multitasking & Multi core Technologies (6Hours)

Concept of Multitasking,Task State Segment,TSS Descriptor, Task Register, Task Gate

Descriptor, Task Switching, Task Linking, Task Address Space.

Limitation of Single Core, Introduction to parallel computers: Instruction Level

Parallelism (ILP) vs. Thread Level Parallelism (TLP); Multi core Technologies.

Page 43: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 43 of 195

List of Practical (THL)

1. Study of 8086 Architecture and Execution of sample programs.

2. Write 8086 ALP to access marks of 5 subjects stored in array and find overall

percentage and display grade according to it.

3. Write 8086 ALP to perform block transfer operation. (Don’t use string operations)

Data bytes in a block stored in one array transfer to another array. Use debugger

to show execution of program.

4. Write 8086 ALP to find and count zeros, positive number and negative number

from the array of signed number stored in memory and display magnitude of

negative numbers.

5. Write 8086 ALP to convert 4-digit HEX number into equivalent 5-digit BCD

number.

6. Write 8086 ALP to convert 5-digit BCD number into equivalent 4-digit HEX

number.

7. Write 8086 ALP for following operations on the string entered by the user.

a. String length

b. Reverse of the String

c. Palindrome

8. Write 8086 ALP for following operations on the string entered by the user (Use

Extern Far Procedure).

a. Concatenation of two strings

b. Find number of words, lines.

c. Find number of occurrence of substring in the given string.

9. Write 8086 ALP to convert an analog signal in the range of 0V to 5V to its

corresponding digital signal using successive approximation ADC.

10. Write 8086 ALP to interface DAC & generate following waveforms on

oscilloscope. Comment on types of DAC’s and write detailed specifications of the

DAC used

i) Square wave -- Variable Duty Cycle & frequency.

ii) Stair case wave

iii) Triangular wave

iv) Sine and Cosine wave

11. Write 8086 ALP to program 8253 in Mode 0 to Mode 5. Generate a square wave

with a pulse of 10 ms.

Page 44: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 44 of 195

Text Books

1. Douglas Hall, “Microprocessors and Interfacing”,2nd Edition, Tata McGraw Hill Publications, ISBN 0-07-025742-6.

2. “Advanced 80386, programming techniques ” , James Turley , Tata McGraw Hill Publications, ISBN – 0-07-881342-5

3. Intel 80386 Programmer's Reference Manual 1986, Intel Corporation, Order no.: 231630- 011, December 1995.

Reference Books

1. Ray Duncan, “Advanced MS DOS Programming,” 2nd Edition BPB Publications ISBN 0 – 07 – 048677 – 8.

2. Chris H. Pappas; William H. Murray, “80386 Microprocessor Handbook,”McGraw-Hill Osborne Media, ISBN 10: 0078812429.

3. Peter Abel, “Assembly Language Programming,” 5th Edition, Pearson Education Publications, ISBN 10:013030655.

4. Intel 80386 Manual.

Course Outcomes:

Student will be able to –

1. Identify different operating modes of Microprocessor

2. Design Microprocessor systems using peripheral components.

3. Learn peripherals and their interfacing with Microprocessor.

4. Analyze different operating modes of Advance Processor

5. Evaluate various memory management & Protection techniques.

6. Understand concept of multitasking and multi-core processors.

Page 45: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 45 of 195

FF No. : 654 CS209THL: COMPUTER GRAPHICS

Credits: 04 Teaching Scheme: - Theory: 3 Hrs/Week

Lab 2 :Hrs/Week

Prerequisites: C programming

Unit 1 : Introduction to Computer Graphics ( 6 Hours )

Overview of Computer Graphics, Computer Graphics Application and Software, Display

adapters, Display modes, Description of some graphics devices, Input Devices for

Operator Interaction, Active and Passive Graphics Devices, Display Technologies,

Storage Tube Graphics Displays, Raster Refresh (Raster-Scan) Graphics Displays,

Cathode Ray Tube Basics, Color CRT, Raster Scan Basics, Aspect Ratio, Display file

structure, Display file interpreter, Random-Scan Display Processor, LCD displays.

Unit 2 : Polygons and Clipping ( 7 Hours )

Scan Converting Lines, Mid-point criteria, Problems of Aliasing, Normalized Device

coordinates, end-point ordering and clipping lines, Scan Converting Circles, Scan

Converting Ellipses, Filling Polygons, edge data structure, Clipping Lines algorithms–

Cyrus-Beck, Cohen-Sutherland, mid-point and Liang-Barsky, Clipping Polygons,

problem with multiple components.

Unit 3 : 2D Transformation ( 8 Hours )

Transformations and Matrices, Transformation Conventions, 2D Transformations,

Homogeneous Coordinates and Matrix Representation of 2D Transformations,

Translations and Homogeneous Coordinates, Rotation, Reflection, Scaling, Combined

Transformation, Transformation of Points, Transformation of The Unit Square, Solid

Body Transformations, Rotation About an Arbitrary Point, Reflection through an

Arbitrary Line, A Geometric Interpretation of Homogeneous Coordinates, The Window-

to-Viewport Transformations. Inverse Transformations, Numerical problems on 2D

transformations

Unit 4 : 3D Transformations and Projections ( 8 Hours )

Introduction, Three-Dimensional Scaling, Three-Dimensional Shearing, Three-

Dimensional Rotation, Three-Dimensional Reflection, Three-Dimensional Translation,

Multiple Transformation, Rotation about an Arbitrary Axis in Space, Reflection about

arbitrary axis and planes, Reflection through an Arbitrary Plane, Matrix Representation of

3D Transformations, Composition of 3D Transformations, Affine and Perspective

Geometry, Perspective Projections, Techniques for Generating Perspective Views,

Vanishing Points, Orthographic Projections, Axonometric Projections, Oblique

Projections, View volumes for projections, 3D clipping, Numerical problems on 3D

transformations.

Page 46: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 46 of 195

Stages in 3D viewing, Canonical View Volume (CVV), Specifying an Arbitrary 3D

View, Examples of 3D Viewing, The Mathematics of Planar Geometric Projections.

Unit 5: Illumination Models and Visible Surface Determination ( 6 Hours )

Illumination and Shading Models for Polygons, Reflectance properties of surfaces,

Ambient, Specular and Diffuse reflections, Atmospheric attenutation, Phong’s model,

Gouraud shading, some examples.

Techniques for efficient Visible-Surface Algorithms, Categories of algorithms, Back face

removal, The z-Buffer Algorithm, Scan-line method, Painter’s algorithms (depth sorting),

Area sub-division method, BSP trees, Visible-Surface Ray Tracing, comparison of the

methods.

Unit 6 : Plane Curves and Segments ( 6 Hours )

Curve Representation, Nonparametric Curves, Parametric Curves, Parametric

Representation of a Circle, Parametric Representation of an Ellipse, Parametric

Representation of a Parabola, Parametric Representation of a Hyperbola, Curve

generation, Interpolation, LeGrange interpolating algorithms, B-spline Curves, Bezier

Curves, Fractals, Fractal line and Surface Generation,

Segment: Introduction, Segment table, Segment Creation, Closing, Delete and renaming,

Image transformation, Display structures used for segment, Introduction to animation.

Text Books:

1. “Computer Graphics”, D. Hearn, M. Baker, 2nd Edition, Pearson Education, 2002, ISBN 81-7808-794-4.

2. “Procedural Elements for Computer Graphics”, D. Rogers, 2nd Edition, Tata McGraw-Hill Publication, 2001, ISBN 0-07-047371-4.

Reference Books:

1. “Computer Graphics”, S. Harrington, 2nd Edition, McGraw-Hill Publications, ISBN 0 - 07 -100472 -6. 2. “Computer Graphics Principles and Practice”, J. Foley, V. Dam, S. Feiner, J. Hughes, 2nd Edition, Pearson Education, 2003, ISBN 81-7808-038-9.

All the lab assignments has to be implemented using JAVA/C++/Open GL

List of Practical

1. Line Drawing and Circle Drawing.

2. Polygon filling algorithms.

Page 47: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 47 of 195

3. Line clipping algorithm.

4. Polygon clipping algorithm.

5 2D transformations

6. Applications of 2D transformations.

7. 3D transformations

8. Hidden surface removal

9. Curves and fractals

10. Animation

Course Outcomes:

Upon completion of the course, the graduates will be able to …

1. Understand computer graphics fundamentals

2. Utilize algorithms to draw, fill and perform clipping on various 2D objects.

3. Use mathematics to achieve 2D transformations on different 2D geometrical

shapes

4. Systematically identify and solve numerical problems of 3D transformations and

projections

5. Detect hidden surfaces and illumination models

6. Interpret the curve; fractals and construct animation based demonstrating system

using segments.

Page 48: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 48 of 195

FF No. : 654

CS210TH: Linear Algebra and Applied Probability

Credits: 03 Teaching Scheme: 3 Hours / Week

Unit 1 (6 Hrs)

Vectors, Linear Equations, Matrices vectors and system of linear equations, matrices, representing linear equations using

matrices, elimination using matrices, basic operations on matrices, elementary row

operations, row reduced echelon form, inverse of matrix, homogeneous system of

equations, Cramer's rule, adjoint matrix, complete solution for system of linear equations.

Applications in Computer Engineering.

Unit 2 (7 Hrs)

Vector Spaces and subspaces vector spaces, notion of linear independence, dimension, basis of vector space, null space,

subspaces, homomorphism and isomorphism of vector spaces, matrix as a linear

transformation, similar matrices and change of bases, rank of matrix, row and column

space of matrix, rank nullity theorem, Applications in Computer Engineering.

Unit 3 (7 Hrs)

Orthogonality, Introduction to Eigen values and Eigen vectors vector length, unit vectors, dot product of vectors, orthogonal vectors and dot product,

orthogonal projections, orthogonal bases and Gram-Schmidt orthogonalization, Least

square approximation and applications.

Eigen values of matrix, matrix determinant and its properties, Eigen vectors of matrix,

Eigen space, Geometric interpretation, symmetric matrices, Eigen vectors and Principal

Component Analysis, Applications in Computer Engineering.

Unit 4 (6 Hrs)

Basic probability theory basic counting, definition of probability, examples, independence of events, conditional

probability, inclusion exclusion, Bayes’ rule, coupon collector problem, birthday paradox

discrete random variables, expectation, variance, linearity of expectation, sum of

independent random variables, Markov and Chebyshev's inequality, weak law of large

numbers, Basic distributions: Bernoulli, Binomial, Geometric, Poisson, Normal, Log-

normal, Rayleigh. Applications in Computer Engineering.

Unit 5

Markov Chains and Random Walks (7 Hrs) Markov chains: definition, representations, classifying states of Markov chains,

Gambler’s ruin, stationary distributions, Random walks on undirected graphs, cover time,

hitting time, commute time, electrical networks. Applications of random walks. Page-

rank Algorithm. Introduction to Hidden Markov models and applications in machine

learning. Applications in Computer Engineering.

Unit 6

Page 49: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 49 of 195

Queuing Theory (7 Hrs) Introduction to queuing theory, basic assumptions, arrival rate, serving time, average

number of customers in queue, arrival distribution, Poisson arrival rate, some queuing

models, utilization, Little's formula, Applications in Computer Engineering.

Text Books: (As per IEEE format) 1.Gilbert Strang, “Introduction to linear Algebra”, Third Edition, Wellesley Cambridge Press

2.Kennith Hoffman, Ray Kunze “Linear Algebra” , Second Edition, Prentice Hall Publishing.

3.Kai Lai Chung “A course in probability theory.” ,Acp, 2008, ISBN: 9788181477156

4.Motwani, Raghavan “Randomized Algorithms”, Cambridge University Press, 2010, ISBN:

9780521613903

5.Aaron Kershenbaum “Telecommunications Network Design Algorithms” Mcgraw Hill

Computer Science Series.

Reference Books: (As per IEEE format)

1. Charles W. Curtis, “Linear Algebra”, Edition 2, Springer-Verlag Publishing Company.

2. William Feller “An Introduction to Probability Theory and Its Applications Vol I”, Wiley

Publishing Company

Course Outcomes: The student will be able to –

1. Solve problems based on system of linear equations, matrices.

2. Grasp the concept of vector space as an abstract algebraic structure.

3. Explain the role of orthogonality, eigen vectors, their significance and

applications.

4. Solve problems based on basic probability and random variables.

5. Develop understanding towards Markov chains and random walks.

6. Grasp the basic concepts in queuing theory.

Page 50: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 50 of 195

FF No. : 654

Credits: 02 Teaching Scheme: - Theory 2Hrs/Week

Unit I (07Hrs)

Cost

A.Cost, Cost Centre. Cost Unit. Cost Allocation: Cost Accumulation and Apportionment.

Elements of Cost: Material Cost. Different methods of pricing of issue of materials –

LIFO, FIFO, HIFO, Weighted Average;Labour Cost: Direct & Indirect Different

methods, Direct Expenses: Constituents and Significance. Accounting for Prime Cost.

Unit II (07Hrs)

Overheads

A. Classification: Production, Office & Administration, Selling & Distribution.

Treatment of Overheads: Collection of Overheads - Criteria, Primary and Secondary

Distribution of Overheads: Step Method, Reciprocal Method, Repeated Distribution

Method. Absorption of Overheads: Machine hour, labour hour rate. Preparation of Cost

Sheet & Cost Statement

Unit III (8 Hrs)

Costing Methods

A. Job Costing, Unit Costing, Contract Costing, Process Costing. Simple numerical on

various methods of costing to enable ascertain cost of product. Standard costing:

Concept, Standard Cost, Development and Use of standard costing. Calculation of

Variance Numerical on calculation of variances.

B. Variance – Variance Analysis. Material variance, Labour Variance, Overhead

Variance

Unit IV (07Hrs)

Activity Based Costing& Transfer Pricing

A.Concept, Concept of Cost Drivers. Calculation of Costs. Mechanism of Activity Based

Costing. Transfer Pricing: Objective, Methods – Cost Based, Market Prices Based,

Negotiated Prices. Recommended procedure for Transfer Pricing

B. Limitations of Traditional Costing

Total Contact Hours: 28

HS252TH : COSTING AND COST CONTROL

Page 51: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 51 of 195

Text Books :

1. Prasad N. K. ; Cost Accounting ; Book Syndicate Pvt. Ltd., Calcutta 700 009.

2. Bhattacharya A. K., “Principles and Practice of Cost Accounting”, Prentice Hall

India.

3 B K Bhar, “Cost Accounting – Methods and Problems”, Academic Publishers

Reference Books :

1. Colin Drury, Management and Cost Accounting , English Language Book Society, Chapman

and Hall London.

2. Khan M. Y., Jain P. K., Financial Management”, Tata McGraw Hill

Course Outcomes:

1. Classify different types of costs and apply it for ascertainment of costs of a product or a

process

2. Understand and apply distribution of overheads to ascertain the cost of any product or

service.

3. Apply different types of costing methods and techniques according to the suitability for

various production processes and services.

4. Understand and apply the concept of activity based costing for cost ascertainment

Page 52: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 52 of 195

MO

DU

LE

V

Page 53: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 53 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

T.Y. B. Tech. Structure with effect from Academic Year 2017-18

Module V

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS301THL

Data Base

Management

System (THL)

S1 3 - 2 35 - 30 35 4

CS302THP

Web

Technology

(THP)

S2 3 2 - 35 - 30 35 4

CS303THL

Software

Engineering

(THL)

S3 3 - 2 35 - 30 35 4

CS304TH

Design and

Analysis of

Algorithms

(TH)

S4 3 - - 35 30 - 35 3

CS305THP

Data Science

(THP)

S5

3 2 - 35 - 30 35 4

HS351TH

Quantitative

Aptitude-I

(HSS) (TH)

HSS 2 - - 35 30 - 35 2

Page 54: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 54 of 195

CS315PD

Advanced

Java

PD

2- 30 2

CS316PD

Mobile App

Development

PD

2 2

CS321PD

Big Data

Technology

PD

2 2

CS317PD

PIC

microcontroll

er

PD

2 2

CS318PD

Ethical

hacking and

Network

Defense

PD

2 2

CS319PD

Grail

Framework

PD

2 2

CS320PD

Cyber

Security and

Forensic

Tools

PD

2 2

CS322INT

Industrial

Training

2

TOTAL 17 4 6 23

Page 55: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 55 of 195

FF No. : 654

CS301THL : DATABASE MANAGEMENT SYSTEMS

Credits: 04 Teaching Scheme: Theory 3 Hours / Week

: Lab 2 Hours / Week

Unit 1: Introduction and Data Models (7 Hours)

Introduction: Need of Database Management System, Evolution, Data

Abstraction, Data Independence, System Architecture of DBMS, Life cycle of

relational database, Codd's Twelve Rules for Relational DBMS; Data Models:

Entity Relationship (ER) Model, Extended ER Model, Relational Data Model,

Object Oriented Data model, Semi-structured Data Model: DTD or XML Schema

Unit 2: Database Design Theory (7 Hours)

Normalization: Need, Functional Dependency, Inference Rules, FD Closure,

Minimal Cover, Decomposition Properties, Normal Forms (upto BCNF), Multi-

valued Dependency (4NF), Relational Synthesis Algorithm, Trade - off

Unit 3: Query Languages (7 Hours)

Formal Relational Query Languages: Relational Algebra, Tuple Relational

Calculus, Domain Relational Calculus; SQL: DDL, DML, Select Queries, Join

Queries, Subqueries, Date-Timestamp, String and Numerical Functions, DCL-

Security and Authorization; PL/SQL: Procedure, Function, Trigger; Mapping of

Relational Algebra to SQL

Unit 4: Storage and Querying (7 Hours)

Storage and File structures, Indexed Files, Single Level and Multi Level Indexes,

B+ Trees; Query Processing: Steps, Algorithms for Selection, Join Operation;

Query Optimization: Transformation of Relational Expressions, Heuristics in

Query Optimization, Selectivity and Cost Estimates in Query Optimization

Unit 5: Transaction Management (7 Hours)

Transaction: ACID Properties, State diagram, Lock based Concurrency Control

Protocols, Timestamp based Concurrency Control Protocol, Log based Recovery

techniques, ARIES Recovery algorithm

Unit 6: Emerging Trends (7 Hours)

NoSQL: RDBMS vs NoSQL, BASE properties, NoSQL Categories; NewSQL;

Distributed Databases, Parallel Databases, Decision support systems, Data

Warehouse, Data mining, Information Retrieval

List of Practicals: (For THL, TLP courses)

Page 56: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 56 of 195

1. Choose a database system you propose to work on throughout the course. Perform

requirements analysis in detail for design of the database. Design an entity-relationship

(ER) data model for the selected database system.

2. Convert above ER model to relational model, semi structured data model. List

functional dependencies. Normalize these relations up to 3NF/BCNF.

3. Consider a different database system. List functional dependencies [Include complex

business logic.] Apply bottom - up approach using Relational Synthesis Algorithm for

design of relational model for the chosen system. Verify decomposition properties.

4. Create tables with appropriate constraints for the relational schema. Create views,

indices, and sequence. Alter the schema by adding/removing columns and constraints.

Write DML queries.

5. Execute "SELECT" queries using order by, group by, aggregate functions, having

clause, and set operators. Use SQL single row functions for date, time, string etc.

6. Write equijoin, non equijoin, self join and outer join queries. Write queries containing

single row / multiple row / correlated subqueries using operators like =, in, any, all, exists

etc. Write DML queries containing subqueries. Study a set of query processing strategies.

7. Write meaningful stored procedures in PL/SQL. Make use of cursors and different

arguments. Write useful stored functions to perform complex computation. Write row

level and statement level triggers in PL/SQL.

8. Implement a small database application for the above system using suitable front end

and back end tool. Create a transaction by embedding SQL into an application program.

Generate different useful reports.

9. Implementation of a small database using NoSQL and/or New SQL database system.

Text Books:

1. Abraham Silberschatz, Henry F. Korth, S. Sudarshan; “Database System Concepts”; 6th Edition, McGraw-Hill Education 2. Ramez Elmasri, Shamkant B. Navathe; “Fundamentals of Database Systems”; 6th Edition ;Pearson

Reference Books:

1. Thomas M. Connolly, Carolyn E. Begg,” Database Systems: A Practical Approach to Design, Implementation, and Management, 6th Edition ;Pearson 2. Raghu Ramakrishnan, Johannes Gehrke; “Database Management Systems”, 3rd Edition ; McGraw Hill Education

Course Outcomes:

The student will be able to –

1. Design data models as per data requirements of an organization

2. Synthesize a relational data model upto a suitable normal form

3. Develop a database system using relational queries and PL/SQL objects

4. Apply indexing techniques and query optimization strategies

5. Understand importance of concurrency control and recovery techniques

6. Adapt to emerging trends considering societal requirements

Page 57: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 57 of 195

FF No. : 654

CS302THP: Web Technology

Credits: 4 Teaching Scheme: 3 Hours / Week

Project Lab:2 Hours /Week

Unit 1: Web Development Process, Front End Tools (5 Hours)

Introduction to web technology, internet and www, Web site planning and design

issues, HTML5: structure of html document, HTML elements: headings,

paragraphs, line break, colors & fonts, links, frames, lists, tables, images and

forms, , CSS, Bootstrap , XML.

Unit 2: Client Side Technologies (7 Hours)

HTML5 forms Validation, JavaScript: Overview of JavaScript, Data types,

Control Structures, Arrays, Functions and Scopes, Objects in JS, DOM: DOM

levels, DOM Objects and their properties and methods, Manipulating DOM,

JQuery: Introduction to JQuery, Loading JQuery, Selecting elements, changing

styles, creating elements, appending elements, removing elements, handling

events. Introduction to JSON

Unit 3: Server Side Technologies -I (9 Hours)

Server Side technology and TOMCAT, Servlet: Introduction to servlet, need and

advantages ,Servlet Lifecycle, Creating and testing of sample servlet, session

management. JSP: Introduction to JSP, advantages of JSP over Servlet , elements

of JSP page: directives, comments, scripting elements, actions and templates,

JDBC, MongoDB

Unit 4: Server Side Technologies -II (7 Hours)

PHP: Introduction to PHP, Features, sample code, PHP script working, PHP

syntax, conditions & Loops, Functions, String manipulation, Arrays & Functions,

Form handling, Cookies & Sessions, File Handling, Exception Handling, E-mail,

MySQL with PHP, AJAX

Unit 5: Web Technology Frameworks (7 Hours)

Angular JS : Overview, MVC architecture, directives, expression, controllers,

filters, tables, modules, forms, includes, views, scopes, services, dependency

injection, custom directives, Internationalization, NodeJS.

Unit 6: Web Services (5 Hours)

Web Services: Overview, types of application web services, SOAP, REST, EJB,

JNDI lookup, Content Management System(CMS)

Page 58: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 58 of 195

List of Project areas: (THP)

1. Design and deploy web based application using front end technologies HTML5, CSS,

Bootstrap and XML. Perform validation using Java script/JQuery/HTML5.

(For Example: Course Registration System, Voter System for Election, e-Shopping

System, e-Governance System, On-line Trading System etc )

2. Develop dynamic web application essence as an extension to project 1 using either

(JSP/Servlet, Tomcat, MySQL/MongoDB) or (PHP, Apache, MySQL/MongoDB)

server side technologies.

Text Books: 1.Achyut Godbole & Atul Kahate,” Web Technologies: TCP/IP to Internet Application Architectures” , McGraw Hill Education publications, Third Edition, 2016 2.Ralph Moseley & M. T. Savaliya, “Developing Web Applications”, Wiley publications, Second Edition, 2014 Reference Books: 1. Adam Bretz & Colin J Ihrig, “Full Stack Javascript Development with MEAN”, SPD, First

Edition 2015, Indian Reprint September 2015

2. GiulioZambon, “ Beginning JSP, JSF and Tomcat”, Apress Publication, Second Edition,

2013

3. Jeremy McPeak& Paul Wilton,” Beginning JavaScript”, Wrox Publication, Fifth Edition,

2015

4. Black Book, “ JDBC 4.2, Servlet 3.1 & JSP 2.3”, Dreamtech Press, 2016

5. Sandeep Panda, “Angular JS: Novice To Ninja”, SPD, First Edition 2014, Indian Reprint

2015

6. J2EE Architecture, an illustrative gateway to enterprise solutions: concept to Application

Design and deployment by B. V. Kumar, S. Sangeetha, S. V. Subrahmanya, Tata McGraw Hill

Publishing Company.

Course Outcomes:

The student will be able to –

1. Design the front end view of web pages using HTML5, CSS with Bootstrap

framework

2. Perform client side web page forms validation.

3. Refine dynamic web pages with JSP, Servlet

4. Deliver realistic and extensible light weight web application using PHP.

5. Practice and utilize web framework paradigms and principles for Web development.

6. Develop reliable, efficient, scalable web services

Page 59: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 59 of 195

FF No. : 654

CS303THL: Software Engineering (THL)

Credits: 03 Teaching Scheme:- Theory 3 Hrs/Week

Unit 1: Software Engineering Paradigms (7 Hours )

Overview of Software Engineering, Software Process Framework, Process Patterns,

Personal and Team Process Models, Process Models: Code-and-Fix, Waterfall Model,

Rapid Application Development, Incremental Models, Evolutionary Models, Iterative

Development, The Unified Process, Cleanroom Methodology, Component-Based

Software Engineering, CMMI, Impact of Processes and Outcomes, Process Selection and

applicability, Software Engineering Principles and Practices Component-Assembly

Process Model, Best Practices in Technology Selection, Formal Methods

Unit 2: Requirement Engineering (7 Hours)

Requirements Engineering Tasks, Requirement Elicitation Techniques, Software

Requirements: Functional, Non-Functional, Domain Engineering activities, Requirements

Characteristics and Characterization, Eliminating Requirement Ambiguities, Conflict

Identification and Resolution, Requirement Qualities, Requirement Specification,

Requirement Traceability, Requirement Prioritization, Relationship of Requirement

Engineering to other Framework Activities, System Scope Determination and Feasibility

Study, Statement of Work Generation, Requirements Verification and Validation,

Requirement Maturity, Technical Reviews, Stakeholder Management

Unit 3: Introduction to Agile Methodology (7 Hours)

Introduction to Agile Project Management, Agile History and the Agile Manifesto, Agile

Requirements: Team, Program, Portfolio Level, Scrum Overview, Scrum Framework,

Agile Principles, Sprints Design, Time-Boxing, Kanban, and Theory of Constraints,

Requirements and User Stories, Stakeholders, User Personas, and User Experiences,

Product Backlog, Agile Planning, Estimation and Velocity, Product Backlog, Technical

Debt

Unit 4: Agile: Scrum and Sprints (7 Hours)

Agile Roles: Product Owner, Scrum Master, Development Team, Development Team,

Managers, Agile Planning: Scrum Planning Principles, Multilevel Planning, Portfolio

Planning, Envisioning (Product Planning), Release Planning (Longer-Term Planning)

Sprinting: Sprint Planning, Sprint Execution, Sprint Review, Sprint Retrospective, Agile

Architecture and Re-architecting with Flow, Agile Methods: Lean Software

Development, DSDM, Extreme Programming, TDD

Unit 5: Configuration Management Practices (7 Hours)

Source Code Management, Build Engineering, Environment Configuration, Change

Control, Release Management, Deployment, Hardware Configuration, Personality and

CM: A Psychologist Looks at the Workplace Management, Establishing IT Controls and

Compliance, Industry Standards and Frameworks, CM Values, CM Practices, Agile

Page 60: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 60 of 195

Values and CM, CM Practices for Agile, CM Standards and Frameworks to Support

Agile

Unit 6: Project Management Principles (7 Hours )

Project Management Activities, Structures and Frameworks, Teamwork, Leadership,

Project Planning, Project Scheduling, Risk Analysis, Introduction to Function Points,

Empirical Estimation, COCOMO II model, Foundations of Software Testing: Terms,

Testing Cycle, Outcomes, Principles,Unit and Acceptance testing, Software Verification

and Validation, Classic Mistakes, Complex Systems, Critical Systems, Software Safety

List of Practical:

1. A real-world problem issue is required to be identified with manageable scope.

The problem scenarios are required to be identified for target system to be

developed. The scenarios are stated in the form of Statement-of-Work template.

The SOW document shall address the vision, goals, and objectives of the project.

2. The initial requirements and feature set for the target system is required to be

identified. The requirements are required to be synthesized with stakeholder

participation. The project roles are assigned to the project team with clear

indicator of responsibilities. The initial requirements summary document with

adequate and minimal infrastructure is required to be developed using multiple

iterations.

3. A concise requirement specification document is required to be prepared using

Agile Requirements Practices with the help of user stories narration, user personas

and collaborative communication. The Agile tools like Face-to-face

communications, Daily standups, and Customer Idea Management shall be

practiced.

4. The product backlog for the project aimed at maintaining a prioritized queue of

project requirements shall be created.

- It should be dynamic and should be continuously groomed as the project

progresses. Agile projects generally use an iceberg strategy for grooming the

product backlog.

- The items that are near the top of the iceberg and are closest to going into

development should get the most attention.

- There should typically be about two to three sprints worth of stories at the top

of the backlog that are well-groomed and ready to go into development in

order to avoid a situation where the project team is waiting for work to do.

5. The feasibility of the project shall be prepared and stated in the form of Project

Feasibility Study document mentioning finalized requirement set and dropped

feature list along with requirement prioritization and traceability matrix.

6. The project plan of the project shall be prepared using Agile Planning Practices

indicating level of uncertainty, technology considerations, and related risk

nomenclature.

Page 61: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 61 of 195

7. Sprint-level planning activity accommodating story points, planning poker shall

be performed. The Sprint-plan and Sprint-design indicating detailed activity

planner shall be developed.

8. The Software Configuration Management Plan (SCMP) shall be prepared to

establish and maintain the integrity of the products of the software project

throughout the project's software life cycle.The SCM practices identifying

specific configuration items/units are contained in the key process areas that

describe the development and maintenance of each configuration item/unit.

- Software configuration management activities are planned.

- Selected software work products are identified, controlled, and available.

- Changes to identified software work products are controlled.

- Affected groups and individuals are informed of the status and content of

software baselines.

9. Working software shall be developed by performing Sprint Execution. The

software artifacts created shall be verified and validated using unit/module testing.

10. A Sprint Review document shall be prepared using the Summarize, Demonstrate,

Discuss, and Adapt approaches indicatingSprint Review Issues and Sign-offs.

Text Books: 1. Ian Sommerville, ‘Software Engineering’, Addison-Wesley, 9th Edition, 2010, ISBN-13: 978-

0137035151. 2. Roger S Pressman,’Software Engineering: A Practitioner's Approach’, McGraw Hill,

6/e,2005

Reference Books :

1. SorenLauesen, Software requirements: Styles and techniques, Addison Wesley, ISBN 0201745704, 2002

2. Kenneth S. Rubin, Essential SCRUM: A Practical Guide To The Most Popular Agile Process, Addison-Wesley, ISBN-13: 978-0-13-704329-3, 2012

3. Dean Leffingwell, Agile Software Requirements, Addison-Wesley, ISBN-13: 978-0-321-63584-6, 2011

4. Charles G. Cobb, The Project Manager’s Guide To Mastering Agile: Principles and Practices for an Adaptive Approach, Wiley Publications, ISBN: 978-1-118-99104-6 (paperback), ISBN 978-1-118-99177-0 (epdf), 2015

5. Bob Aiello and Leslie Sachs, Configuration Management Best Practices, Addison Wesley, ISBN-13: 978-0-321-68586-5, 2010

6. Mario E. Moreira, Adapting Configuration Management for Agile Teams, Wiley Publications, ISBN: 9780470746639, 2010

Page 62: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 62 of 195

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Summarize capabilities and impact of Software Development Process Models and

justify process maturity through application of Software Engineering principles and

practices focusing tailored processes that best fit the technical and market demands of a

modern software project.

2. Discriminate competing and feasible system requirements indicating correct real world

problem scope and prepare stepwise system conceptual model using stakeholder analysis

and requirement validation.

3. Formulate system specifications by analyzing User-level tasksand compose software

artifacts using agile principles, practices and Scrum framework

4. Propose and demonstrate realistic solutions supported by well-formed documentation

with application of agile roles, sprint management, and agile architecture focusing project

backlogs and velocity monitoring.

5. Conform to Configuration Management principles and demonstrate cohesive teamwork

skills avoiding classic mistakes and emphasizing on software safety adhering to relevant

standards.

6. Analyze the target system properties and recommend solution alternatives by

practicing project planning, scheduling, estimation and risk management activities.

Page 63: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 63 of 195

FF No. : 654

CS304TH: Design and Analysis of Algorithms

Credits: 03 Teaching Scheme: 3 Hours / Week

Unit 1: (9 Hours)

Basic introduction, time complexity analysis, Divide and Conquer Asymptotic notations (Big Oh, small oh, Big Omega, Theta notations). Best case, average

case, and worst case time and space complexity of algorithms. Overview of searching,

sorting algorithms. Adversary lower bounds (for comparison based sorting, for finding

second minima). Using Recurrence relations and Mathematical Induction to get

asymptotic bounds on time complexity. Master’s theorem and applications. Proving

correctness of algorithms.

Divide and Conquer: Analyzing Quick sort, Randomized Quick sort, Merge sort,

Counting Inversions, Finding majority element, Finding Median, Efficient algorithms for

Integer arithmetic (Euclid's algorithm, Karatsuba's algorithm for integer multiplication,

fast exponentiation), Finding closest pair of points in plane, computing convex hull of

points in plane, basic idea of FFT algorithm and applications.

Unit 2: (7 Hours)

Dynamic Programming General strategy, simple dynamic programming based algorithms to compute Fibonacci

numbers, binomial coefficients, Matrix Chain multiplication, Optimal binary search tree

(OBST) construction, Coin change problem, 0-1 Knapsack, Traveling Salesperson

Problem, All pair shortest path algorithm, Longest increasing subsequence problem,

Longest common subsequence problem, Largest independent set for trees.

Unit 3: (4 Hours)

Greedy Analysis and correctness proof of minimum spanning tree and shortest path algorithms,

Huffman coding, conflict free scheduling, fractional knapsack.

Unit 4: (6 Hours)

Backtracking Strategy, Linear Programming Backtracking: General strategy, n-queen problem, graph coloring, subset sum problem.

Linear Programming: Introduction to linear programming, geometric interpretation, LP

duality, Simplex algorithm, Linear optimization problems and their LP formulation.

Unit 5: (6 Hours)

Flows and Matchings Flows: Flows in the network, Max-flow min-cut theorem, Ford Fulkerson's algorithm, LP

formulation of flow problem, Applications (e.g. image segmentation, airline scheduling)

Matchings: Perfect matchings in bipartite graphs, LP formulation, Hall's marriage

theorem, Konig's theorem, augmenting path algorithm for matchings.

Page 64: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 64 of 195

Unit 6: (8 Hours)

Introduction to NP-completeness, Approximation Algorithms Complexity classes P, NP, coNP, and their interrelation, Notion of polynomial time many

one reductions reduction. Notion of NP-hardness and NP-completeness. Cook’s Theorem

and implication to P versus NP question. NP-hardness of halting problem. NP-Complete

problems (some selected examples from - Satisfiability problem, Circuit-SAT, 3-CNF

SAT, vertex cover problem, independent set problem, clique problem, Hamiltonian-

circuit problem, subset sum problem.)

Introduction to Approximation algorithms, NP-optimization problems, Approximation

algorithm for Vertex Cover, Traveling Sales Person Problem(TSP), Set-cover.

Text Books: 1. Cormen, Leiserson, Rivest and Stein “Introduction to Algorithm” ,PHI 3nd edition, 2009. ISBN 81-203-2141-3 2. Jon Kleinberg, Eva Tardos “Algorithm Design”, Pearson, 1st edition, 2005. ISBN 978-81-317-0310-6

Reference Books: 1. Bressard, Bratley “Fundamentals of Algorithmics.” ,PHI, 2nd Edition, 1996, ISBN 81-203-1131-0 2. Horowitz, Sahani, “Fundamentals of computer Algorithms”, Galgotia. 2nd Edition, 1998.ISBN 81-7515-257-5

Course Outcomes: The student will be able to –

1. Formulate computational problems in abstract and mathematically precise manner

2. Design efficient algorithms for computational problems using appropriate

algorithmic paradigm

3. Analyze asymptotic complexity of the algorithm for a complex computational

problem using suitable mathematical techniques.

4. Formulate computational problem as linear program and apply LP, network flow,

based techniques to design efficient algorithms for them.

5. Establish NPcompleteness of some decision problems, grasp the significance of

the notion of NPcompleteness and its relation with intractability of the decision

problems and design efficient approximation algorithms for standard NP-

optimization problems.

6. Incorporate appropriate data structures, algorithmic paradigms to craft innovative

scientific solution for a complex computing problems.

Page 65: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 65 of 195

FF No. : 654

CS305THP: Data Science

Credits:04 Teaching Scheme: 3 Hours / Week

Project Lab:2 Hours /Week

Unit 1: Data Pre-processing (7 Hours)

Mechanisms of data collection and challenges involved therein. Typical preprocessing

operations: combining values into one, handling incomplete or incorrect data, handling

missing values, recoding values, sub-setting, sorting, transforming scale, determining

percentiles, data manipulation, removing noise, removing inconsistencies,

transformations, standardizing, normalizing - min-max normalization, zscore

standardization, and rules of standardizing data.

Descriptive Statistics: role of statistics in analytics, types of data (scales of measurement

- NOIR), data distributions, measures of variability (range, quartile, five number

summary, variance, std dev, coeff of variation), analyzing distributions,

Chebychev’sInequality, measures of shape (skewness, kurtosis), measures of association

(covariance,correlation), outliers

Unit 2: Inferential Analytics (7 Hours)

Role of probability in analytics. Need for sampling, generating samples, sampling and

non-sampling error. Sampling Distribution of Mean, Central Limit Theorem, Standard

Error.

Estimation: Point and Interval Estimates, Confidence Intervals, level of

confidence,sample size.

Hypothesis Testing: basic concepts, Errors in hypothesis testing, Power of test, Level of

significance, p-value, general procedure for hypothesis testing. Parametric tests – z test, t

test, chi-square test. Hypothesis testing of means: two tailed and one-tailed tests. Chi

square test for independence and goodness of fit. Hypothesis testing for comparing two

related samples. Limitations of hypothesis testing. Picking up the right test for a given

scenario.

Unit 3: Predictive Analytics :Regression (7 Hours) Correlation and regression, Simple Linear Regression Model, Least Squares Method.

Making Data Models more flexible, making data models more selective, dealing with

Categorical variables, Interpretation of regression coefficients, fine tuning data models

(assessing the fit, model fitting), Coefficient of determination, Significance tests,

Residual analysis, Prediction intervals. Model evaluation techniques. Assumptions of

regression analysis.

Unit 4: Predictive Analytics: Supervised Method (7 Hours)

Bias-Variance Dichotomy,Model Validation Approaches,Logistic Regression

Linear Discriminant Analysis,Quadratic Discriminant Analysis,Regression and

Classification Trees,Support Vector Machines, Ensemble Methods: Random Forest

Neural Networks,Deep learning.

Page 66: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 66 of 195

Unit 5: Predictive Analytics: Unsupervised Method (6 Hours)

Similarity Measures, Design of recommender systems, user based and item based

Collaborative filtering, Clustering, Associative Rule Mining

Unit 6: Prescriptive Analytics (6 Hours)

Creating data for analytics through designed experiments, creating data for analytics

through Active learning, creating data for analytics through Reinforcement learning

List of Project areas: (For THP courses)

1. Implementing a simple Recommender System based on user buying pattern.

2. Data analysis case study using R for readily available data set using any one machine

learning algorithm

Text Books: 1. “Business Analytics” by James R Evans, Pearson 2. Hastie, Trevor, et al.The elements of statistical learning.Vol. 2. No. 1. New York: springer, 2009. Reference Books:

1.Montgomery, Douglas C., and George C. Runger.Applied statistics and probability for engineers. John Wiley & Sons, 2010 2.“Data Mining: Concepts and Techniques”, Jiawei Han and Micheline Kamber, Morgan Kaufman, ISBN 978-81-312-0535-8, 2nd Edition 3. “Fundamentals of Business Analytics”, by R. N. Prasad, Seema Acharya,ISBN: 978-81-256-3203-2,Wiley-India 4.“Business Intelligence for Dummies” Course Outcomes:

The student will be able to –

1. Understand the process of converting data into a required format required for

particular analysis.

2. Analyze data, test claims, and draw valid conclusions using appropriate statistical

methodology.

3. Utilize statistical tools in deriving insights from data .

4. Apply analytic techniques and algorithms (including statistical and data mining

approaches) to large data sets to extract meaningful insights.

5. Use appropriate resources to research, develop and contribute to advances and

trends within the field of Data Science.

6. Interpret and present visually, orally and in written form, valid conclusions drawn

from data analysis.

Page 67: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 67 of 195

FF No. : 654

Credits: 2 Teaching Scheme:T-2 Hours / Week

Unit 1: Numbers, Surds and Indices & Logarithms (7 Hours)

Numbers, Average, Decimal fractions, Problem on ages, Simplification, Problems on

numbers, Square roots & cube roots, Logarithms, Surds and Indices, HCF and LCM of

Numbers.

Unit 2: Time ,distance and work (7 Hours)

Time and distance, Problems on trains, Boats and Streams, Time and Work , Pipes and

Cisterns, Alligation or mixture

Unit 3: Measures of Statistical Data (7 Hours)

Percentage, Profit and loss, Ratio and Proportion, Simple interest, Compound interest,

Partnership, Chain Rule.

Unit 4: Logical Reasoning (7Hours)

Race and Games , Odd Man Out and Series, Number Series, Analogies, Logical

Problems, Letter and Symbol Series, Statement and Conclusion, Artificial Language

Text Books

1. Quantitative Aptitude For Competitive Examinations”, Dr. R. S. Aggarwal, S. Chand.

2. “How to Prepare for Quantitative Aptitude”, Arun Sharma, Tata Mcgraw-Hill.

Reference Books 1. Quantitative Aptitude Quantum Cat Common Admission Test”, K. Sarvesh Verma., Arihant.

2. “Quantitative Aptitude for Competitive Examinations”, Abhijit Guha, Fourth Quarter.

Course Outcomes The students will be able to:

1 improve their employability skills

2 improve aptitude, problem solving skills and reasoning ability

3 critically evaluate various real life situations by resorting to analysis of key issues and factors.

4 demonstrate various principles involved in solving mathematical problems and thereby

reducing the time taken for performing job functions

HS351TH:Quantitative Aptitude I

Page 68: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 68 of 195

PD

Page 69: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 69 of 195

FF No.: 654

CS315PD Advanced Java

Credits:2 Teaching Scheme: 2 Hours / Week

List of Practical’s:

1. Design a java application to demonstrate the use Java revision, anonymous inner

classes, file handling, GUI, event handling, debugging using IDE

2. Design a java application to demonstrate use of Multithreading, concurrency,

synchronous and asynchronous callbacks, ThreadPools using ExecutorService

3. Design a java application to demonstrate use of Collections and generics.

4. Design a java application to demonstrate use of JSP/Servlet using database.

5. Design a client-server application demonstrating the use of Java I/O using sockets

with GUI for configurations.

6. Design an Email Application using Java Mail API.

7. Design a java RMI application

8. Design a java application to demonstrate dynamic invocation using reflection

9. Develop a java application using hibernate

10. Designing a java application to demonstrate use of Web Services - REST and

SOAP

11. Mini project

Text Books:

1. Advanced Java 2: development for enterprise applications”, Clifford J. Berg, Sun ISBN: 0130848751, Microsystems Press, 2000. 2. “Advanced Java networking”, Dick Steflik, PrashantSridharan, ISBN: 0130844667, Prentice Hall PTR, 2000. Reference Books: 1.“Java: The Complete Reference”, , Herbert Schildt, McGraw Hill Publication, Seventh Edition, ISBN: 007063677X, 2006. 2. “Java generics and collections”, Thomas Powell, O'Reilly Media, ISBN: 0596527756, 2006 3. “Java EE 7” for Beginners, Sharanam shah, Vaishali shah, SPD, ISBN: 13:978-93-5110-349-

Course Outcomes:

The student will be able to –

1. Analyze the nature of a problem to select appropriate advanced featureof Java towards

achieving at a problematic solution.

2. Develop Java based solution for real world problem.

3. Employ Integrated Development Environment (IDE) for implementing and testing of

software solution.

4.Work in well-formed teams with proper skill sets to achieve effective solutions.

5. Extend their knowledge in utilizing the appropriate advanced features of Java for using

emerging frameworks.

6. Construct software solutions by evaluating alternate architectural patterns.

Page 70: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 70 of 195

FF No.: 654

CS316PD : Mobile App Development

Credits:2 Teaching Scheme: 2 Hours / Week

List of Practical’s:

1. Download Install and Configure Android Studio on Windows/ Linux environment.

2. Building Simple User Interface using UI Widgets, Layouts and Adapters use

Material Design Pattern.

3. Design an android based application using content provider.

4. Develop an android based application to implement file operations and Shared

Preference.

5. Develop an android based application using SQLite/remote database.

6. Develop an application having animation on views.

7. Design an android based application to demonstrate GPS services using Google

map.

8. Design an android based application to implement HTTP operations for internet

communication.

9. Design an android based application to implement chat application using socket

programming.

10. Design an android based application to take a snapshot by using the Camera in

your mobile. Save the snapshot in the image or video format. Use Camera Media API

provided Android.

11. Mini Project

Text Books:

1. “Head First Android Development”, Jonathan Simon, O’Reilly Media, Inc., 1005

Gravenstein Highway North, Sebastopol, CA 95472, ISBN: 978-1-449-39330-4, 2011

2. “Beginning Android™ Application Development”, Published by Wiley Publishing,

Inc.10475 Crosspoint Boulevard Indianapolis, IN 46256. ISBN: 978-1-118-01711-1,

2011

Reference Books:

1. “Professional Android™ Application Development”, Published by Wiley Publishing,

Inc.10475 Crosspoint Boulevard Indianapolis, IN 46256, ISBN: 978-0-470-34471-2,

2009

2. “Pro Android 4”, Published by Apress,Satya Komatineni, Dave MacLean,ISBN 978-1-

4302-3930-7, 2012

Page 71: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 71 of 195

Course Outcomes:

The student will be able to –

1. Simplify the data manipulation using Content Providers, Shared Preferences,

embedded database SQLite, Flat files and Multi Media files

2.Design UI-rich apps using all the major UI components

3.Choose suitable software tools, IDE and APIs for the development of Mobile

Application

4.Trace and identify the location of specific/ specialized handheld or mobile devices

using Google map and other alternative techniques

5.Develop android social media applications using HTTP and Socket communication

protocol

6.Package and prepare real world apps for deploying on mobile device

Page 72: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 72 of 195

FF No. : 654

CS321PD: Big Data Technology (Hadoop)

Credits: 01 Teaching Scheme: 02 Hours / Week

List of Practicals:

1. Study of Hadoop 1 and YARN

2. Study of hadoop distributed file system (HDFS) and its commands

3. Introduction to Map Reduce Programming

4. Introduction to SPARK Programming using Scala

5. Text preprocessing / Result Analysis using Apache Pig

6. Data management through complex queries using Apache Hive

Text Books: 1. "Hadoop: The Definitive Guide", 4th Edition, Tom White, O'Reilly 2. “Programming Pig”, Allen Gates, O’Reilly 3. Machine Learning in ActionBook by Peter Harrington Reference Books: 1. “Programming Hive”, Dean Wampler, O’Reilly 2. “HBase: The Definitive Guide”,Lars George, O’Reilly

Course Outcomes: The student will be able to –

1. Illustrate architecture of Hadoop and YARN

2. Break down a computing problem into multiple parallel tasks

3. Explain Hadoop Ecosystem

4. Organise input data to handle it using HDFS

5. Apply map reduce programming technique to address real world problems

6. Adapt to upcoming technologies for management of complex big data problems

Page 73: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 73 of 195

FF No. : 654

CS317PD: PIC Microcontroller

Credits:01 Teaching Scheme: 2 Hours / Week

List of Practicals:

1. Assignment on Program Compilation and Burning into Microcontroller.

2. Assignment on Input Output.

3. Assignment on Interrupt.

4. Assignment on LED.

5. Assignment on Timer.

6. Assignment on LCD.

7. Assignment on UART.

8. Assignment on Write and Read from EEPROM.

9. Assignment on ADC.

10. Assignment on PWM.

11. Assignment on Stepper Motor.

Text Books:

1. Data Sheet www.microchip.com 2. Hitachi Data Sheet on LCD HD 44780 3. Ajay Deshmukh, “Microcontroller and its Applications,” 1st Edition, Tata McGraw Hill Publication, ISBN 0-07-058595-4. Reference Books: 1.Microchip 18F45xx

Course Outcomes:

The student will be able to –

1.Understand Steps in System Design using Computing Devices.

2.Utilize Advanced Features of Advanced Peripherals.

3.Use advanced Tools for Program Simulation and implementations.

4.Develop Effective Engineering Solutions to minimize Energy Utilization.

5.Cooperate with Diverse Teams to create Solutions.

6.Design Effective Automation Solutions using Advanced Microcontroller.

Page 74: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 74 of 195

FF No. : 654

CS318PD: ETHICAL HACKING AND NETWORK DEFENSE

Credits: 01 Teaching Scheme: 2 Hours / Week

List of Practical’s:

1. Study of different type of attacks

2. Study of Ethical hacking, types of hacking, different phases involved in hacking.

3. Study of skills to become ethical hacker.

4. Study of spoofing techniques

5. Study of password cracking techniques

6. Study of MITM and NetBIOS DOS attack.

7. Study of spyware technology

8. Study of types of viruses, antivirus techniques and virus detection mechanism

9. Study of Sniffing techniques and tools.

10. Study of Flooding attacks like MAC flooding, SYN flooding etc.

11. Study of Session Hijacking and prevention of session hijacking.

12. Web based password cracking techniques

13. Study of Wireless Hacking, WPA Authentication Mechanisms and Cracking

Techniques, Wireless Sniffers and Locating SSIDS, MAC spoofing, Wireless hacking

Techniques

14. Study of Physical security.

15. Penetration Testing Steps Pen-Test Legal Framework, Automated Penetration Testing

Tools

Text Books:

1. Michael Simpson, Nicholas Antill, Kent Backman, James Corley; Hands-On Ethical

Hacking and Network Defense; 3rd Revised edition,Cengage Learning, Inc;ISBN-10:

1285454618 ISBN-13: 978-1285454610

Course Outcomes:

The student will be able to –

1. Establish type of attack on a given system.

2. Analyze nature and type of attack.

3. Simulate different types of attacks using tools.

4. Differentiate between the type of communication services used for attack.

5. Design a secure system for protection from the various attacks by determining the

need of security from various departments of an organization.

6. Estimate future needs of security for a system by researching current environment

on a continuous basis for the benefit of society.

Page 75: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 75 of 195

FF No. : 654

CS319PD: Grails Framework

Credits:1 Teaching Scheme: 2 Hours / Week

List of Laboratory Assignments

Concepts:

1. Getting Started with Grails

2. Understanding Domain Classes

3. Understanding Controllers

4. Understanding Views

5. Mapping URLs

6. GORM

7. Services

8. Integration and Dependency Management

Students will develop web application project in lab in groups. Above concepts should be

covered in the project.

Text Books:

1. Bert Beckwith, Programming Grails, First Edition, Orelly Publisher 2. Jason Rudolf, Getting started with Grails, First Edition, InfoQ Publisher Reference Books: 1. Glen Smith, Grails in Action, Second Edition No., Dreamtech Publisher 2. Shingler, Jim, Beginning groovy and Grails, First Edition, Apress publication

Course Outcomes:

The student will be able to –

1. Develop web applications using grails.

2. Deploy web application in real time.

Page 76: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 76 of 195

FF No. : 654

Credits: 02 Teaching Scheme: - Lab 2 Hrs/Week

Prerequisites: Data structure.

List of Practicals:

1. Study of cyber forensic tools and Techniques

2. Case studies for cyber forensics live demo

3. Study of misuse and abuse of Multimedia

4. Case studies of Audio forensic using tools

5. Case studies of Video forensic using tools

6. Case studies of photographic image forensic using tools

7. Demonstration of speaker identification

8. Demonstration of Personal Identification

9. Study of Cyber crime using social media

10. Study of FTK imager tool (trial version)

Text Books

1. Nelson Phillips and Enfinger Steuart, “Computer Forensics and Investigations”,

Cengage Learning, New Delhi, 2009.

2. Kevin Mandia, Chris Prosise, Matt Pepe, “Incident Response and Computer Forensics “,

Tata McGraw -Hill, New Delhi, 2006.

Reference Books 1. Robert M Slade,” Software Forensics”, Tata McGraw - Hill, New Delhi, 2005.

2. Bernadette H Schell, Clemens Martin, “Cybercrime”, ABC – CLIO Inc, California, 2004.

3. ”Understanding Forensics in IT “, NIIT Ltd, 2005.

Additional Reading

1. “Security architecture, design deployment and operations”, by Christopher M. King, Curtis Patton and RSA press, McGraw-Hill, 2001, ISBN 0072133856, 1st Edition.

2. ‘Inside Network Perimeter Security” by Stephen Northcott, Leny Zeltser, et al, Pearson Education Asia, ISBN 8178087618, 1st Edition.

CS320PD: CYBER SECURITY AND FORENSIC TOOLS

Page 77: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 77 of 195

Course Outcomes

Upon completion of the course, the students will be able to:

1. Analyze cyber attacks

2. Identify the original and modified data/file

3. Use different forensic tools

4. Illustrate the digital forensic involved in the attack

5. Investigate cyber crime involved in the multimedia

6. Understand the cyber laws.

Page 78: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 78 of 195

CS322INT: INDUSTRIAL TRAINING

Credits: 02 Teaching Scheme: ---- Hrs/Week

Information:

Students pursuing industry training should undergo a minimum 4 weeks training from a

reputed research organization or an IT industry. Students are required to present their

work upon successful completion of the internship.

Course Outcomes:

Upon completion of the course, engineering graduates will be able to

CO CO Statement

CO1 Analyse real life industry problems

CO2 Create solutions to problems with the help of latest tools

CO3 Maintain work ethic in organised sector

CO4 Cooperate with diverse teams and effectively communicate with all

the stake holders

CO5 Adapt to changing work environments

CO6 Produce solutions within the technological guidelines and standards

Page 79: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 79 of 195

MO

DU

LE

VI

Page 80: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 80 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

T.Y. B. Tech. Structure with effect from Academic Year 2017-18

Module VI

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS306THP

Operating

System (THP)

S1 3 2 - 35 - 30 35 4

CS307THP

Compiler

Design(THP)

S2 3 2 - 35 - 30 35 4

CS308THL

System

Programming

(THL)

S3 3 - 2 35 - 30 35 4

CS309THL

Computer

Networks

(THL)

S4 3 - 2 35 - 30 35 4

CS310TH

Signals and

Systems (TH)

S5

3 - - 35 30 - 35 3

HS352TH Quantitative

Aptitude II

(HSS) (TH)

HSS 2 - - 35 30 - 35 2

CS311PRJ Mini Project P 2- 30 2

Page 81: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 81 of 195

TOTAL 17 4 6 23

Page 82: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 82 of 195

FF No. : 654

CS306THP: OPERATING SYSTEMS

Credits: 04 Teaching Scheme: Theory 3 Hours / Week

: Lab 2 Hours / Week

Unit 1: Introduction to OS (7 Hours)

Introduction to OS: What is OS, Interaction of OS and hardware, Goals of OS, Basic

functions of OS, OS Services, System Calls, Types of system calls.

Types of OS: Batch, Multiprogramming, Time sharing, Parallel, Distributed & Real-time

OS.

Structures of OS: Monolithic, Layered, Virtualization-Virtual Machines, Microkernels.

Introduction to Mobile OS: Architecture & Overview of Android OS.

Unit 2: Process Management (8 Hours)

Shell: Linux commands, OS shell, Shell programming.

Processes: Process Concept, Process States: 2, 5, 7 state models, Process Description,

Process Control

Threads: Multithreading models, Thread implementations – user level and kernel level

threads, Symmetric Multiprocessing.

Concurrency: Issues with concurrency, Principles of Concurrency

Mutual Exclusion: H/W approaches, S/W approach, OS/Programming Language

support: Semaphores, Mutex and Monitors.

Classical Problems of Synchronization: Readers-Writers problem, Producer Consumer

problem, Dining Philosopher problem

Unit 3: Process Scheduling (6 Hours)

Uniprocessor Scheduling: Scheduling Criteria, Types of Scheduling: Preemptive, Non-

preemptive, Long-term, Medium-term, Short-term.

Scheduling Algorithms: FCFS, SJF, RR, Priority.

Multiprocessor Scheduling: Granularity, Design Issues, Process Scheduling.

Thread Scheduling, Real Time Scheduling

Unit 4: Deadlocks (5 Hours)

Principles of deadlock, Deadlock Prevention, Deadlock Avoidance, Deadlock Detection,

Deadlock Recovery.

Unit 5: Memory Management (7 Hours)

Memory Management concepts: Memory Management requirements, Memory

Partitioning: Fixed, Dynamic Partitioning, Buddy Systems, Fragmentation, Paging,

Segmentation, Address translation.

Placement Strategies: First Fit, Best Fit, Next Fit and Worst Fit.

Page 83: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 83 of 195

Virtual Memory: Concepts, Swapping, VM with Paging, Page Table Structure, Inverted

Page Table, Translation Lookaside Buffer, Page Size, VM with Segmentation,VM with

combined paging and segmentation.

Page Replacement Policies: FIFO, LRU, Optimal, Clock.

Swapping issues: Thrashing

Unit 6: I/O and File Management (7 Hours)

I/O management: I/O Devices - Types, Characteristics of devices, OS design issues for

I/O management, I/O Buffering.

Disk Scheduling: FCFS, SCAN, C-SCAN, SSTF.

File Management: Concepts, File Organization, File Directories, File Sharing. Record

Blocking, Secondary Storage Management, Free Space management, Security.

Case study: Windows 7: Design Principles, Process Management, Scheduling, Memory

Management, I/O Management and File Management.

List of Project areas:

1. Linux based application using Shell Scripting and POSIX threads.

2. Design and implementation of a Multiprogramming Operating System: Stage I

i. CPU/ Machine Simulation

ii. Supervisor Call through interrupt

3. Design and implementation of a Multiprogramming Operating System: Stage II

i. Paging

ii. Error Handling

iii. Interrupt Generation and Servicing

iv. Process Data Structure

Text Books:

1. Stalling William; “Operating Systems”, 6th Edition, Pearson Education. 2. Silberschatz A., Galvin P., Gagne G.; “Operating System Concepts”, 9th Edition, John Wiley and Sons. Reference Books:

1. Silberschatz A., Galvin P., Gagne G ; “Operating System Principles”; 7th Edition, John Wiley and Sons. 2. Yashavant Kanetkar; “Unix Shell Programming”, 2nd Edition, BPB Publications. 3. Forouzan B. A., Gilberg R. F.; “Unix And Shell Programming”, 1st Edition, Australia Thomson Brooks Cole. 4. Achyut S. Godbole , Atul Kahate; “Operating Systems”, 3rd Edition, McGraw Hill.

Page 84: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 84 of 195

Course Outcomes:

The student will be able to –

1. Examine the functions of a contemporary Operating system with respect to

convenience, efficiency and the ability to evolve.

2. Demonstrate knowledge in applying system software and tools available in modern

operating system (such as threads, system calls, semaphores, etc.) for software

development.

3. Apply various CPU scheduling algorithms to construct solutions to real world

problems.

4. Identify the mechanisms to deal with Deadlock.

5. Understand the organization of memory and memory management hardware.

6. Analyze I/O and file management techniques for better utilization of secondary

memory.

Page 85: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 85 of 195

FF No. : 654

CS307THP: Compiler Design

Credits: 04 Teaching Scheme: Theory:3 Hours / Week

Lab: 2 Hours / Week

Unit 1: Lexical Analysis (4 Hours)

Introduction to Compiler, Phases and Passes, Bootstrapping, Cross Compiler, Role of a

Lexical Analyzer, Specification and Recognition of Tokens, Look ahead operation,

Lexical Phase errors, LEX tool.

Unit 2: Syntax and Semantic Analysis (8 Hours)

Expressing Syntax: CFG, Top-Down Parsing: Recursive Descent, Predictive Parsers.

Bottom-Up Parsing: LR Parsers: Constructing SLR parsing tables, Constructing

Canonical LR parsing tables, Constructing LALR parsing tables, Using ambiguous

grammars, Parser generator YACC, Symbol-Table Structure, Error Detection &

Recovery strategies.

Unit 3: Syntax-Directed Translation and Intermediate Code Generation (9 Hours)

Syntax-Directed Definitions, Attribute grammar, Dependency graphs, S and L attributed

grammar, Bottom-Up Evaluation, Top-Down Translation,

Intermediate Representations – Need, Forms, SDT scheme for Intermediate Code

Generation of assignment statement, declaration statement.

Control flow translation of Boolean expression (Back patching), if, if-else statement,

while statement, array assignment.

Error Detection & Recovery: semantic errors.

Unit 4: Code Generation (6 Hours)

Issues in Code Generation, Target Language, Basic Blocks and Flow Graphs, Next-use

information, Simple Code generator, DAG representation of Basic Blocks, Register

allocation and Assignment, Peephole Optimization.

Unit 5: Code Optimization (8 Hours)

Introduction: Principal Sources of Optimization, Optimization of basic Blocks (local and

global) Data Flow Analysis: data flow equations, reaching definitions, live variable

analysis, available expressions, Loops in flow graphs: Dominators, Back edges and

Reducibility.

Page 86: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 86 of 195

Unit 6: Introduction to compilation for modern architectures (5 Hours)

Automatic Parallelization, Instruction Scheduling, Software Pipelining.

Introduction to advanced topics – Just-In-Time Compilation, Dynamic Compilation,

Interpreters (JVM/ Dalvik), Cross compilation using XMLVM, Case studies : GCC, g++,

LLVM.

List of Projects

1. Assignments to understand basic syntax of LEX specifications, built-in

functions and Variables.

2. Assignments to understand usage of YACC parser generator, Symbol Table

generation.

Mini projects based on:

3. Design the parser (top-down or bottom-up) for subset of input source

language. The students are supposed to write the grammar for subset of

language, construct parsing table and handle error detection and recovery.

4. Design the front end of a compiler to analyze the syntax and semantics of

input program and generate the three address code.

5. Design code optimizer to perform the optimizing transformations on input 3-

address code. Identify basic blocks and perform data flow analysis.

6. Design code generator to generate an appropriate target code for the input

intermediate code assuming suitable processor details.

Text Books:

1. A. V. Aho, M. S. Lam, R. Sethi, J. D. Ullman; “Compilers: Principles, Techniques and Tools”; Addison Wesley, ISBN 978-81317-2101-8, Second Edition, 2007.

2. K. Cooper, L. Torczon, Morgan Kaufmann; “Engineering a Compiler”, ISBN 1-55860-698-X, First Edition, 2003.

Reference Books:

1. S. S. Muchnik, Morgan Kaufmann; “Advanced Compiler Design and Implementation”, ISBN 8178672413, First Edition, 1997.

2. K. Muneeswaran : “ Compiler Design”, ISBN 978-0-19-806664-4, Oxford University Press,2013

3. J. R. Levine, T. Mason, D. Brown ;“Lex & Yacc”, O’Reilly, ISBN 1-56592-000-7, Second Edition, 1992.

Page 87: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 87 of 195

Course Outcomes:

The student will be able to –

1. Identify and Interpret the different phases of a compiler and their functioning.

2. Design a well-structured system to ensure the syntactic correctness of a program.

3. Deploy efficient techniques for semantic analysis to generate intermediate code.

4. Propose techniques to generate machine code which conforms to the target

machine specifications.

5. Apply code optimization transformations to improve the performance of target

code.

6. Acquaint themselves with the knowledge of recent trends in compilation.

Page 88: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 88 of 195

FF No. : 654

CS308THL:System Programming

Credits: 4 Teaching Scheme: 3 Hours / Week

: Lab 2 Hours/Week

Unit 1: Introduction to System Software (5 Hours)

Introduction, software types, software hierarchy, components of system software,

machine structure, interfaces, address space, levels of system software, recent trends in

software development.

Language processors: Programming languages and language processors, fundamentals of

language processing, life cycle of a source program, language processing activities, data

structures for language processing: search data structures, allocation data structures.

Unit 2: Macro Processor and Assembler (7 Hours)

Macroprocessor: Introduction, macro definition and call, macro expansion, nested macro

calls, design of macro processor, design issues of macro processors, two-pass macro

processors, one-pass macro processors.

Assembler: Elements of assembly language programming, design of the assembler,

assembler design criteria, types of assemblers, two-pass assemblers, one-pass

assemblers, assembler algorithms, multi-pass assemblers, variants of assemblers design

of two pass assembler, machine dependent and machine independent assembler features.

Unit 3: Compilers, Linkers and Loaders (7 Hours)

Compilers: Introduction to compiler phases, introduction to cross compiler, features of

machine dependent and independent compilers, overview of types of compilers.

Interpreters: compiler vs. interpreter, phases and working.

Linkers: Relocation and linking concepts, static and dynamic linker, subroutine linkages.

Loaders: Introduction to loader, loader schemes: compile and go, general loader scheme,

absolute loaders, relocating loaders, direct linking loaders, MSDOS linker.

Unit 4: Systems Programming for Linux as Open Source OS (7 Hours)

Essential concepts of linux system programming, APIs and ABIs, standards, program

segments/sections, the elf format, linking and loading, linux dynamic libraries (shared

objects), dynamic linking, API compatibility, dynamically linked libraries.

Advanced system programming concepts: Operating system interfaces, stack smashing.

Multitasking and paging, address translation, memory protection, comparison with

windows.

Unit 5: Encoding, Decoding and Device drivers (7 Hours)

Encoding and decoding schemes for the X-86 processor.

Device Driver: Types of drivers, driver history, driver issues, kernel level device drivers,

virtual device drivers(VxD), device driver stack buses and physical devices, static device

drivers, dynamic device drivers, PnP, device namespace, and named devices.

Unit 6: TSR Programming (7 Hours)

Page 89: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 89 of 195

DOS: Internals of DOS, DOS loading, DOS memory map, Internal commands, External

commands, command interpreter, POST details, POST sequence, PSP (structure details),

‘.exe’ and ‘.com’ file structures, conversion of .exe to .com file.

BIOS: what and why, BIOS calls: int 10h calls, dos calls: int 21h calls, difference

between DOS and BIOS.

TSR: types, structure, details of TSR loading, examples, writing TSRs.

List of Practicals:

1. Design and implementation of 2 Pass macroprocessor.

2. Design and implementation of 2 Pass assemblers with generating different data

structure for it.

3. Symbol table generation for input *.c file.

4. Design Lex specifications for the tokens – keywords, identifiers, numbers, operators,

white spaces, lines, functions etc.

5. Simulation of linkers.

6. Simulation of loaders.

7. Design and implementation of DLL on Linux shared library.

8. Comparative study of different debugger tools.

9. Implement device driver on Linux system.

10. Implementation of TSR program.

Text Books:

1. D M Dhamdhere; "Systems Programming & Operating Systems"; Tata McGraw Hill Publications, ISBN - 0074635794

2. John J Donovan; "Systems Programming"; Tata Mc-Graw Hill edition , ISBN-13 978-0-

07-460482-3

Reference Books:

1. Robert Love, "Linux System Programming";O’Reilly, ISBN 978-0-596-00958-8 2. Mahesh Jadhav; "Easy Linux Device Driver"; HighTechEasy publishing, Second edition. 3. Ray Duncan; “Advanced MSDOS programming”; Microsoft press

Course Outcomes:

The student will be able to –

1. Discriminate among different System software and their functionalities.

2. Design language translators like Macroprocessor and Assembler.

3. Develop approaches and methods for implementing compiler, linker and loader.

4. Adopt the skills and methods for implementing different system-level software.

5. Interpret the methods and techniques about instructions Encoding-Decoding and

implementing device drivers.

6. Design TSR programs for real world applications.

Page 90: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 90 of 195

FF No. : 654

CS309THL: Computer Networks

Credits: 4 Teaching Scheme:Theory:3 Hours / Week

Lab:2 Hours / Week

Unit 1: Physical Layer (7 Hours)

Introduction of LAN, MAN, WAN, PAN. Ad-hoc Network, Network

Architectures: Client-Server; Peer To Peer; Distributed and SDN, OSI Model,

TCP/IP Model, Topologies: Star and Hierarchical; Design issues for Layers,

Transmission Mediums: CAT5, 5e, 6, OFC and Radio Spectrum, Network

Devices: Bridge, Switch, Router, Brouter and Access Point, Manchester and

Differential Manchester Encodings; IEEE802.11: Frequency Hopping (FHSS) and

Direct Sequence (DSSS)

Unit 2: Logical Link Control (7 Hours)

Design Issues: Services to Network Layer, Framing, Error Control and Flow

Control. Error Control: Parity Bits, Hamming Codes (11/12-bits) and CRC. Flow

Control Protocols: Unrestricted Simplex, Stop and Wait, Sliding Window

Protocol, Network Performance, WAN Connectivity : PPP and HDLC

Unit 3: Medium Access Control (6 Hours)

Channel allocation: Static and Dynamic, Multiple Access Protocols: Pure and

Slotted ALOHA, CSMA, WDMA, IEEE 802.3 Standards and Frame Formats,

CSMA/CD, Binary Exponential Back -off algorithm, Fast Ethernet, Gigabit

Ethernet, IEEE 802.11a/b/g/n and IEEE 802.15 and IEEE 802.16 Standards,

Frame formats, CSMA/CA.

Unit 4: Network Layer (8 Hours)

Switching techniques, IP Protocol, IPv4 and IPv6 addressing schemes,

Subnetting, NAT, CIDR, ICMP, Routing Protocols: Distance Vector, Link State,

Path Vector, Routing in Internet: RIP ,OSPF, BGP, Congestion control and QoS,

MPLS, Mobile IP, Routing in MANET : AODV, DSR

Unit 5: Transport Layer (6 Hours)

Services, Berkley Sockets, Addressing, Connection establishment, Connection

release, Flow control and buffering, Multiplexing, TCP, TCP Timer management,

TCP Congestion Control, Real Time Transport protocol(RTP), Stream Control

Transmission Protocol (SCTP), Quality of Service (QoS), Differentiated services,

TCP and UDP for Wireless.

Unit 6: Application Layer (6 Hours)

Domain Name System (DNS), Hyper Text Transfer Protocol (HTTP), Email:

SMTP, MIME, POP3, Webmail, FTP, TELNET, Dynamic Host Control Protocol

(DHCP), Simple Network Management Protocol (SNMP).

Page 91: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 91 of 195

List of Practicals: (For THL)

Operating System recommended :- 64-bit Open source Linux or its derivative

Programming tools recommended: - Open Source C,C++, JAVA, PYTHON,

Programming tool like G++/GCC, Wireshark, Etheral and Packet Tracer

1. Lab Assignment on Unit I:

Part A: Setup a wired LAN using Layer 2 Switch and then IP switch of minimum four

computers. It includes preparation of cable, testing of cable using line tester,

configuration machine using IP addresses, testing using PING utility and demonstrate the

PING packets captured traces using Wireshark Packet Analyzer Tool.

Part B: Extend the same Assignment for Wireless using Access Point

2. Lab Assignment on Unit II:

Write a Program with following four options to transfer-

1. Characters separated by space

2. One Strings at a time

3. One Sentence at a time

4. file

between two RS 232D or USB ports using C/C++. (To demonstrate Framing, Flow

control, Error control).

3. Lab Assignment on Unit II:

Write a program for error detection and correction for 7/8 bits ASCII codes using

Hamming Codes or CRC. Demonstrate the packets captured traces using Wireshark

Packet Analyzer Tool for peer to peer mode.( 50% students will perform Hamming Code

and others will perform CRC)

4. Lab Assignment on Unit II:

Write a program to simulate Go back N and Selective Repeat Modes of Sliding Window

Protocol in peer to peer mode and demonstrate the packets captured traces using

Wireshark Packet Analyzer Tool for peer to peer mode.

5. Lab Assignment on Unit V:

Write a program using TCP socket for wired network for following

a. Say Hello to Each other ( For all students)

b. File transfer ( For all students)

c. Calculator (Arithmetic) (50% students)

d. Calculator (Trigonometry) (50% students)

Demonstrate the packets captured traces using Wireshark Packet Analyzer Tool for peer

to peer mode.

Page 92: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 92 of 195

6. Lab Assignment on Unit V:

Write a program using UDP Sockets to enable file transfer (Script, Text, Audio and

Video one file each) between two machines. Demonstrate the packets captured traces

using Wireshark Packet Analyzer Tool for peer to peer mode.

7. Lab Assignment on Unit V:

Write a program to analyze following packet formats captured through Wireshark for

wired network.

1.Ethernet 2. IP 3.TCP 4. UDP

8. Write a program to prepare TCP and UDP packets using header files and send the

packets to destination machine in peer to peer mode. Demonstrate the packets captured

traces using Wireshark Packet Analyzer Tool for peer to peer mode.

9. Lab Assignment on Unit IV:

Configure RIP/OSPF/BGP using Packet Tracer.

10. Lab Assignment on Unit IV and Unit V:

Use network simulator NS2 to implement:

a. Monitoring traffic for the given topology

b. Analysis of CSMA and Ethernet protocols

c. Network Routing: Shortest path routing, AODV.

d. Analysis of congestion control (TCP and UDP).

11. Lab Assignment on Unit V:

Write a program using TCP sockets for wired network to implement

a. Peer to Peer Chat

b. Multiuser Chat

Demonstrate the packets captured traces using Wireshark Packet Analyzer Tool for peer

to peer mode.

12. Lab Assignment on Unit V:

Write a program using UDP sockets for wired network to implement

a. Peer to Peer Chat

b. Multiuser Chat

Demonstrate the packets captured traces using Wireshark Packet Analyzer Tool for peer

to peer mode.

Text Books: 1. Andrew S. Tenenbaum, “Computer Networks”,5th Edition, PHI, ISBN 81-203-2175-8. 2. Fourauzan B., "Data Communications and Networking", 5th edition, Tata McGraw- Hill,

Publications, 2006

Reference Books: (As per IEEE format) 1. Kurose, Ross “Computer Networking a Top Down Approach Featuring the Internet”, Pearson;

6th edition (March 5, 2012), ISBN-10: 0132856204

2. Matthew S. Gast “802.11 Wireless Networks”, O’Reilly publications; 2nd Edition.

Page 93: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 93 of 195

3. C. Siva Ram Murthy and B. S. Manoj, “Ad Hoc Wireless Networks: Architectures and

Protocols” Prentice Hall, 2004

4. Holger Karl and Andreas Willig, “Protocols and Architectures for Wireless Sensor Networks”,

Wiley, ISBN: 0-470-09510-5

Course Outcomes:

The student will be able to –

1. Select network architecture, topology and essential components to design computer

networks.

2. Estimate reliability issues based on error control, flow control and pipelining by

using bandwidth, latency, throughput and efficiency.

3. Design mechanisms to demonstrate server channel allocation in wired and wireless

computer networks

4. Analyze data flow between peer to peer in an IP network using Application,

Transport and Network Layer Protocols

5. Demonstrate sustainable engineering practice indicating the scientific purpose and

utility of communication frameworks and standards.

6. Develop Client-Server architectures and prototypes by the means of correct

standards, protocols and technologies

Page 94: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 94 of 195

FF No. : 654

CS310TH : Signals and Systems

Credits: 03 Teaching Scheme: 3Hours / Week

Unit 1: Basics of Signals and Systems (…7.. Hours)

Classification of Signals: Analog, Discrete-time and Digital

Basic sequences and sequence operations.

Systems: Discrete-time (D.T) systems, Properties of D. T. Systems and Classification,

Linear Time Invariant Systems

Impulse response, linear convolution and its properties

Periodic Sampling, Sampling Theorem, Frequency Domain representation of sampling,

reconstruction of a band limited Signal

A to D conversion Process: Sampling, quantization and encoding

Unit 2: Digital Signals in Frequency Domain (7.. Hours)

Z-transform, ROC and its properties, Inverse z transform by inspection, partial fraction

and complex inversion

Z transform properties: multiplication by exponential sequence, Linearity, time shifting,

frequency shifting, time reversal, convolution theorem initial value theorem, final value

theorem, System Functions for LTI Systems: Stability and causality, inverse systems,

significance of poles/zeros, Unilateral Z-transform: solution of difference equation with

and without initial condition. Representation of

Sequences by Fourier Transform, F. T. theorems: convolution theorem, and windowing

theorem

Unit 3: Frequency analysis of Signals and Systems (7.. Hours)

Frequency Response of LTI Systems: Ideal frequency selective filters, magnitude and

phase response, group delay, Frequency Response for Rational System Functions:

Frequency Response of a single zero or pole, Frequency response from pole-zero plot

using simple geometric construction

Sampling the F.T., Fourier representation of finite-duration sequences, The Discrete

Fourier Transform, Properties of DFT: circular shift, duality, symmetry, Circular

Convolution, Linear Convolution using DFT, Effective computation of DFT and FFT,

DIT FFT, Overlap and save algorithm, Inverse DFT using FFT (DIF)

Unit 4: Design of Digital Filters (7.. Hours)

Concept of filtering, Ideal filters and approximations, specifications, IIR filter design

from continuous time filters: Characteristics of Butterworth, Cheybyshev approximations,

impulse invariant and bilinear transformation techniques, Design examples, FIR filter

design using windows: properties of commonly used windows, systems with Linear

phase, Generalized Linear phase systems, Four Types of GLPS (TypeI), Design

Examples, Design using Kaiser window, Comparison of IIR and FIR Filters

Page 95: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 95 of 195

Unit 5: Realization of Filters (6.. Hours)

Block diagrams and Signal flow graph representation of LCCDE

Basic structures for IIR Systems: direct form, cascade form, parallel form, feedback in

IIR systems

Basic Structures for FIR Systems: direct form, cascade form, structures for linear phase

FIR Systems

Unit 6: Applications of Signal Processing (6.. Hours)

Sound and Audio Equalizer

Speech Recognition for Digital Assistants

Instagram Filters in Image Processing

Text Books: (As per IEEE format)

1.Name(s) of author(s); Title of the book; Edition No., Publisher

2.

Reference Books: (As per IEEE format)

1.Name(s) of author(s); Title of the book; Edition No., Publisher

2.

3.

Course Outcomes:

The student will be able to –

1. Convert analog signal into a digital signal without irreversible data loss using

mathematical techniques

2. Design faster algorithms for signal’s mathematical domain conversion which

ensures expected operation on all architectures

3. Design filters meeting the given specifications

4. Design a stable system which requires minimum components to implement

5. Analyze a signal in different mathematic domains such as Fourier domain to

understand the signal characteristics.

6. Implement mathematically optimum realizations technique

Page 96: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 96 of 195

FF No. : 654

Credits: 2 Teaching Scheme:T-2 Hours / Week

Unit 1: Area, Volume, Permutation and Combinations (7 Hours)

Area, Volume and Surface Areas, Calendar, Clocks, Permutations and Combinations,

Probability, Heights and Distances.

Unit 2: Data Interpretation (7 Hours)

Tabulations: Tabulations of Imports and Exports of Data, Analysis of Tabulated Data,

Bar Graphs: Vertical or Horizontal Bars, Pie Charts: Pie Graphs, Central angle, Line

Graphs.

Unit 3: Probability

(7 Hours)

Introduction to probability, Structure of probability, Results of probability, Revision of

probability: BAYES’ RULE, and examples; Random variable and probability

distribution: Discrete and Continuous distribution, Expected value and variance of a

distribution.

Unit 4: Correlation & Regression

Analysis

(7 Hours)

Regression analysis (Linear only), Correlation analysis, Karl Pearson’s correlation

coefficient, Spearman’s Rank correlation coefficient

Text Books

1. Quantitative Aptitude For Competitive Examinations”, Dr. R. S. Aggarwal, S. Chand.

2. “How to Prepare for Quantitative Aptitude”, Arun Sharma, Tata Mcgraw-Hill.

3. Probability & Statistics for Engineers- Richard Johnson – Prentice Hall of India,

4. Statistics for Management- Richard Levin , Rubin - Prentice Hall of India,

Reference Books 1 Quantitative Aptitude Quantum Cat Common Admission Test”, K. Sarvesh Verma., Arihant.

2 “Quantitative Aptitude for Competitive Examinations”, Abhijit Guha, Fourth Quarter.

Course Outcomes

The students will be able to:

1 improve their employability skills

2 improve aptitude, problem solving skills and reasoning ability

3 critically evaluate various real life situations by resorting to analysis of key issues and factors.

4 demonstrate various principles involved in solving mathematical problems and thereby

reducing the time taken for performing job functions

HS352TH:: QUANTITATIVE APTITUDE II

Page 97: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 97 of 195

FF No:654

CS311PRJ::Mini Project

Credits: 02

Guidelines:

Aim

This course addresses the issues associated with the successful management of a project.

The course emphasizes project life cycle phases requirement engineering, system analysis

and system design. A further aim is for students to heighten personal awareness of the

importance of developing strategies for themselves and working with peers to create

desired outcomes. The Project Work can lead to:

a. Transform existing Ideas into conceptual models.

b. Transform conceptual models into determinable models.

c. Use determinable models to obtain system specifications.

d. Select optimum specifications and create physical models.

e. Apply the results from physical models to create real target systems.

Overview of the Course:

1. The Student Project Group is expected to make a survey of situation for

identifying the requirements of selected Technological Problem. The Student

Project Group will be monitored by Internal Guides and External Guides (if any).

2. The project requires the students to conceive, design, implement and operate a

mechanism (the design problem). The mechanism may be entirely of the

student’s own design, or it may incorporate off-the-shelf parts. If the mechanism

incorporates off-the-shelf parts, the students must perform appropriate analysis to

show that the parts are suitable for their intended purpose in the mechanism.

3. The project must be based on a Fresh Idea or Implementation of a Theoretical

Problem – meaning that there is not a known Solution to the design problem Or

Create a Better Solution.

4. The project must have an experimental component. Students must conceive,

design, implement and operate an appropriate experiment as part of the project.

The experiment might be to collect data about some aspect of the design (i.e., to

verify that the design will work as expected). Alternatively, the experiment could

be to verify that the final mechanism performs as expected.

5. Upon receiving the approval, the Student Project Group will prepare a preliminary

project report consisting , Feasibility Study Document, System Requirement

Specification, System Analysis Document, Preliminary System Design

Document. All the documents indicated will have a prescribed format.

6. The Project Work will be assessed jointly by a panel of examiners. The Project

Groups will deliver the presentation of the Project Work which will be assessed

by the panel.

Page 98: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 98 of 195

7. The Student Project Group needs to actively participate in the presentation. The

panel of examiners will evaluate the candidate’s performance based on

presentation skills, questions based on the Project Work, understanding of the

Project, analysis and design performed for the project.

8. The Student Project Groups are expected to work on the recommendations given

by the panel of examiners.

Assessment Scheme

Sr. No. Content Marks

1 Project Synopsis 10

2 Project Feasibility 10

3 Concise System Analysis 10

4 System Design Block Diagram

Architectural Design

Elements Description

20

5 System Implementation 20

6 Test Cases and Result 20

7 Conclusion ,Presentation 10

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Identify Real World Problems

2. Apply Computing Solutions to Real World Problems

3. Construct a Solution Model to Real World Problem

4. Select Design Pattern to Best approach the Solution.

5. Lay Down rules to Minimise Adverse Impact of Design Implementation

6. Adapt to changing Technological and Human resource advances.

Note:

The student needs to identify a technological problem in the area of Computer

Engineering or Information Technology of their choice and address the problem by

formulating a solution for the identified problem. The project work needs to be

undertaken by a group of maximum FOUR and minimum of THREE students. The

Project work will be jointly performed by the project team members.

The Project Group will prepare a synopsis of the project work which will be approved by

the concerned faculty member. The project should not be a reengineering or reverse

engineering project. In some cases, reverse engineering projects will be permissible based

on the research component involved in it. The project work aims at solving a real world

technical problem. Hence ample literature survey is required to be done by the students.

Application-oriented projects will not be acceptable. Low-level custom User Interface

development and its allied mapping with a particular technology will not be accepted.

Following is the list of recommended domains for Project Work:

Page 99: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 99 of 195

Computer Networks Image Processing

Operating Systems Artificial intelligence

Network Security Expert Systems

Digital Signal Processing Object Oriented Systems

Systems Programming Modeling and Design

Real Time Systems System Testing

Embedded systems Storage Management

Cluster Computing Client-Server Computing

Mobile &Wireless Communications Cloud Computing

Multimedia Systems Protocol Engineering

Page 100: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 100 of 195

MO

DU

LE

VII

Page 101: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 101 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

B. Tech. Structure with effect from Academic Year 2017-18

Module VII

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS401THL

Artificial

Intelligence

(THL)

S1 3 2 35 - 30 35 4

CS402THL

Network

Security (THL)

S2 3 2 35 - 30 35 4

EL-I (THL)

S3 3 - 2 35 - 30 35 4

EL-II (THP)

S4 3 2 35 - 30 35 4

CS405PRJ

Project-I

P

- 10 - - - - - 5

TOTAL 12 12 6 21

Page 102: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 102 of 195

FF No. : 654 A

CS401THL: Artificial Intelligence

Credits: 04 Teaching Scheme: - Theory: 3 Hrs/Week

Lab:2 Hrs/Week

Prerequisites:

Unit 1: Fundamentals of Artificial Intelligence (6 Hours )

Introduction, A.I. Representation, Non-AI &AI Techniques, Representation of

Knowledge, Knowledge Base Systems, State Space Search, Production Systems, Problem

Characteristics, types of production systems, Intelligent Agents and Environments,

concept of rationality, the nature of environments, structure of agents, problem solving

agents, problem formulation

Unit 2: Uninformed Search Strategies (7Hours )

Formulation of real world problems, Breadth First Search, Depth First Search, Depth

Limited Search, Iterative Deepening Depth First Search, Bidirectional Search,

Comparison of Uninformed search Strategies, Searching with partial information,

Sensorless problems, Contingency problems

Unit 3: Informed Search Strategies (8 Hours )

Generate & test, Hill Climbing, Best First Search, A* and AO* Algorithm, Constraint

satisfaction, Game playing: Minimax Search, Alpha-Beta Cutoffs, Waiting for

Quiescence

Unit 4: Knowledge Representation (7 Hours )

Knowledge based agents, Wumpus world. Propositional Logic: Representation,

Inference, Reasoning Patterns, Resolution, Forward and Backward Chaining.First order

Logic: Representation, Inference, Reasoning Patterns, Resolution, Forward and

Backward Chaining.

Basics of PROLOG: Representation, Structure, Backtracking.

Expert System:Case study of Expert System in PROLOG

Unit 5: Planning (5 Hours )

Blocks world, STRIPS, Implementation using goal stack, Partial Order Planning,

Hierarchical planning, and least commitment strategy. Conditional Planning, Continuous

Planning

Unit 6: Uncertainty (7Hours )

Non Monotonic Reasoning, Logics for Non Monotonic Reasoning, Forward rules and

Backward rules, Justification based Truth Maintenance Systems, Semantic Nets

Statistical Reasoning, Probability and Bayes’ theorem, Bayesian Network, Markov

Networks.

Page 103: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 103 of 195

List of Practical

1. Implement Non-AI and AI Techniques

2. Implement any one Technique from the following

a. Best First Search & A* algorithm

b. AO* algorithm

c. Hill Climbing

3. Implement Constraint Satisfaction Algorithm

4. Implement real time applications in Prolog.

5. Expert System in Prolog

6. Implement any two Player game.

7. Simulate Blocks world problem using goal stack planning

Text Books

1. Elaine Rich and Kevin Knight: "Artificial Intelligence." Tata McGraw Hill 2. Stuart Russell & Peter Norvig : "Artificial Intelligence : A Modern Approach", Pearson

Education, 2nd Edition. Reference Books

1. Ivan Bratko : "Prolog Programming For Artificial Intelligence" , 2nd Edition Addison Wesley, 1990.

2. Eugene, Charniak, Drew Mcdermott: "Introduction to Artificial Intelligence.", Addison Wesley

3. Patterson: “Introduction to AI and Expert Systems”, PHI 4. Nilsson : “Principles of Artificial Intelligence”, Morgan Kaufmann. 5. Carl Townsend, “Introduction to turbo Prolog”, Paperback, 1987

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Understand the basics of the theory and practice of Artificial Intelligence as a

discipline and about intelligent agents capable of problem formulation.

2. Evaluation of different uninformed search algorithms on well formulated

problems along with stating valid conclusions that the evaluation supports.

3. Design and Analysis of informed search algorithms on well formulated problems.

4. Formulate and solve given problem using Propositional and First order logic.

5. Analyze the AI problem using different planning techniques

6. Apply various symbolic knowledge representations to specific multidisciplinary

domains and reasoning tasks of a software agent.

Page 104: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 104 of 195

FF No. : 654

CS402THL:NETWORK SECURITY

Credits: 4 Teaching Scheme: 3 Hours / Week

Lab:2 Hours / Week

Prerequisites: Computer Networks.

Unit 1: (7 Hours)

Introduction

Introduction to Security: Vulnerabilities, Threats, Threat Modeling, Risk, attack and attack

types, Avoiding attacks, Security services.

Trustworthiness, Ethical issues and practices, Tradeoffs of balancing key security properties -

Confidentiality, Integrity, Availability.

Protocol Vulnerabilities: DoS and DDoS, session hijacking, ARP spoofing, Pharming attack,

Dictionary Attacks.

Software vulnerabilities: Phishing, buffer overflow, Cross-site scripting attack, Virus and Worm

Features, Trojan horse, Social engineering attacks, ransomware, SYN-Flooding, SQL- injection,

DNS poisoning, Sniffing

Bitcoin and Crypto currency system

Unit 2: (8 Hours)

Private key cryptography

Mathematical background for cryptography: modulo arithmetic, GCD (Euclids algorithm),

algebraic structures (Groups, Rings, Fields, Polynomial Field).

Role of random numbers in security, Importance of prime numbers

Data Encryption Standard: Block cipher, Stream cipher, Feistel structure, round function, block

cipher modes of operation, S-DES, Attacks on DES, S-AES, AES.

Chinese remainder theorem

Unit 3: (7 Hours)

Public key cryptography

RSA: RSA algorithm, Key generation in RSA, attacks on RSA.

Diffie-Hellman key exchange: Algorithm, Key exchange protocol, Attack.

Elliptic Curve Cryptography (ECC): Elliptic Curve over real numbers, Elliptic Curve over Zp,

Elliptic Curve arithmetic. Diffie-Hellman key exchange using ECC.

Unit 4: (8 Hours)

Authentication and access control

Message authentication and Hash Function. Authentication: One-Way Authentication, Mutual

Authentication, SHA-512, Centralized Authentication, The Needham-Schroeder Protocol.

Authentication Applications: Kerberos, X.509 authentication service, public key infrastructure.

Access Control in Operating Systems: Discretionary Access Control, Mandatory Access

Control, Role Based Access Control.

Page 105: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 105 of 195

Unit 5: (6 Hours)

Security application and design

Part A: Network layer security: IPSec for IPV4 and IPV6.

Transport layer security: SSL and TLS.

Application layer security: Security services, S/MIME, PGP, Https, Honey pots.

Security design: End-to-end security, Security composability, Open design, Cost and tradeoffs

Unit 6: (5 Hours)

Cyber Security:

Part A: Cyber Attack, Cyber Reconnaissance, Crimes in Cyber Space-Global Trends &

classification, e-commerce security, Computer forensics, facebook forensic, mobile forensic,

cyber forensic, digital forensic, Introduction to MQTT and CoAP for IoT.

List of Practicals:

1. Implementation of Caesar and Vigenere Cipher 2. Implementation of Playfair Cipher 3. Implementation of Hill Cipher 4. Implementation of S-RC4 5. Implementation of S-DES 6. Implementation of S-AES 7. Implementation of RSA.

8. Implementation of Diffie-Hellman key exchange

9. Implementation of ECC algorithm.

10. Study of Nessus tool

Text Books 1. “Cryptography and Network Security-Principles and Practices” by William Stallings, Pearson

Education, 2006, ISBN 81-7758-774-9, 4th Edition.

2. “Network Security and Cryptography”, by Bernard Menezes, Cengage Learning, 2010, ISBN 81-315-1349-1, 1st Edition.

Reference Books 1. “Computer Security: Art and Science”, by Matt Bishop, Pearson Education, 2002, ISBN

0201440997, 1st Edition. 2. “Network security, private communication in a public world”, by Charlie Kaufman, Radia Perlman

and Mike Spencer, Prentice Hall, 2002, ISBN 9780130460196, 2nd Edition. 3. “Cryptography and Information Security”, by V.K. Pachghare, PHI, 2015, ISBN-978-81-203-5082-

3, Second Edition.

Additional Reading

1.“Security architecture, design deployment and operations”, by Christopher M. King, Curtis Patton and RSA press, McGraw-Hill, 2001, ISBN 0072133856, 1st Edition. 2 ‘Inside Network Perimeter Security” by Stephen Northcott, Leny Zeltser, et al, Pearson Education Asia, ISBN 8178087618, 1st Edition.

Page 106: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 106 of 195

Course Outcomes

Upon completion of the course, the students will be able to:

1. Analyze cryptographic techniques using a mathematical approach by examining

nature of attack.

2. Establish type of attack on a given system.

3. Identify different types of attacks.

4. Justify various methods of authentication and access control for application of

technologies to various sections of industry and society.

5. Design a secure system for protection from the various attacks for 7 layer model

by determining the need of security from various departments of an organization.

6. Estimate future needs of security for a system by researching current environment

on a continuous basis for the benefit of society.

Page 107: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 107 of 195

CS405PRJ: PROJECT -I

Credits: 05 Teaching Scheme: - Practical 8 Hrs/Week

Aim

This course addresses the issues associated with the successful management

development project. The course emphasizes project life cycle phases requirement

engineering, system analysis and system design. A further aim is for students to heighten

personal awareness of the importance of developing strategies for themselves and their

career. The Project Work can lead to:

a. Transform existing systems into conceptual models.

b. Transform conceptual models into determinable models.

c. Use determinable models to obtain system specifications.

d. Select optimum specifications and create physical models.

e. Apply the results from physical models to create real target systems.

Overview of the Course:

1. The Student Project Group is expected to make a survey of situation for

identifying the requirements of selected Technological Problem. The Student

Project Group will be monitored by Internal Guides and External Guides (if any).

2. The project requires the students to conceive, design, implement and operate a

mechanism (the design problem). The mechanism may be entirely of the

student’s own design, or it may incorporate off-the-shelf parts. If the mechanism

incorporates off-the-shelf parts, the students must perform appropriate analysis to

show that the parts are suitable for their intended purpose in the mechanism.

3. The project must be open-ended – meaning that there is not a known correct

answer to the design problem. Students are expected to apply their creativity

(simply copying or re-creating something that already exists is not acceptable).

4. The project must have an experimental component. Students must conceive,

design, implement and operate an appropriate experiment as part of the project.

The experiment might be to collect data about some aspect of the design (i.e., to

verify that the design will work as expected). Alternatively, the experiment could

be to verify that the final mechanism performs as expected.

5. Upon receiving the approval, the Student Project Group will prepare a preliminary

project report consisting Requirement Definition Document, Feasibility Study

Document, System Requirement Specification, System Analysis Document,

Preliminary System Design Document. All the documents indicated will have a

prescribed format.

6. The Project Work will be assessed jointly by a panel of examiners having more

than Five Years experience. The Project Groups will deliver the presentation of

the Project Work which will be assessed by the panel.

7. The Student Project Group needs to actively participate in the presentation. The

panel of examiners will evaluate the candidate’s performance based on

Page 108: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 108 of 195

presentation skills, questions based on the Project Work, understanding of the

Project, analysis and design performed for the project.

8. The Student Project Groups are expected to work on the recommendations given

by the panel of examiners. In no case any variation in Project Theme will be

permitted.

Assessment Scheme

Sr. No. Content Marks

1 Synopsis 5

2 Feasibility Study 5

3 System Requirement Specification 5

4 System Analysis Document 20

5 Use Case Diagram 10

6 Detailed Design Plan

Note:

The student needs to identify a technological problem in the area of Computer

Engineering or Information Technology of their choice and address the problem by

formulating a solution for the identified problem. The project work needs to be

undertaken by a group of maximum FOUR and minimum of THREE students. The

Project work will be jointly performed by the project team members.

The Project Group will prepare a synopsis of the project work which will be approved by

the concerned faculty member. The project should not be a reengineering or reverse

engineering project. In some cases, reverse engineering projects will be permissible based

on the research component involved in it. The project work aims at solving a real world

technical problem. Hence ample literature survey is required to be done by the students.

Application-oriented projects will not be acceptable. Low-level custom User Interface

development and its allied mapping with a particular technology will not be accepted.

Following is the list of recommended domains for Project Work:

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Model the Real World Problem

2. Identify the Design within Specification and Available Resources

3. Realise the Solution within Defined references

4. Defend his Design with Technical and Ethical reasoning

5. Adapt to changing Technological and Human resource advances

6. Use the gained knowledge for other Real World Problems

Page 109: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 109 of 195

MO

DU

LE

VII

I

Page 110: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 110 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

B. Tech. Structure with effect from Academic Year 2017-18

Module VIII

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

CS406INT Open EL-I

S1 3 - - 35 30 - 35 3

CS407INT

Internship P - 16 - - - - - 8

CS408INT Project Based

Viva

P - - - - - - - 4

TOTAL 3 16 - 21

Page 111: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 111 of 195

CS407INT: INTERNSHIP

Credits: 08 Teaching Scheme: - Practical 8 Hrs/Week

Students pursuing summer internship should undergo a minimum 8 weeks training from a

reputed research organization or an IT industry. Students are required to present their work

upon successful completion of the internship.

Course Outcomes:

Upon completion of the course, engineering graduates will be able to

CO1 Analyse real life industry problems

CO2 Create solutions to problems with the help of latest tools

CO3 Maintain work ethics in organised sector

CO4 Cooperate with diverse teams and effectively communicate with all the

stake holders

CO5 Adapt to changing work environments

CO6 Produce solutions within the technological guidelines and standards

Page 112: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 112 of 195

CS412GIP: GLOBAL INTERNSHIP

Credits: 15 Teaching Scheme: - Hrs/Week

Students going for Global Internship have a great opportunity to work in an international

atmosphere for an entire semester. Students are required to present their work upon

successful completion of the internship.

Course Outcomes:

Upon completion of the course, engineering graduates will be able to

CO1 Analyse real life industry problems

CO2 Create solutions to problems with the help of latest tools

CO3 Maintain work ethic in organised sector

CO4 Cooperate with diverse teams and effectively communicate with

all the stake holders

CO5 Adapt to changing work environments

CO6 Produce solutions within the technological guidelines and

standards

Page 113: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 113 of 195

FF No. : 654 CS413PRJ:: PROJECT STAGE 2

Credits: 04 Teaching Scheme: - Practical 8 Hrs/Week

Aim

This course addresses the issues associated with the successful management development

project. The course emphasizes project life cycle phases requirement engineering, system

analysis and system design. A further aim is for students to heighten personal awareness of

the importance of developing strategies for themselves and their career. The Project Work

can lead to:

f. Transform existing systems into conceptual models.

g. Transform conceptual models into determinable models.

h. Use determinable models to obtain system specifications.

i. Select optimum specifications and create physical models.

j. Apply the results from physical models to create real target systems.

Overview of the Course:

1. The Student Project Group is expected to make a survey of situation for identifying

the requirements of selected Technological Problem. The Student Project Group will

be monitored by Internal Guides and External Guides (if any). 2. The project requires the students to conceive, design, implement and operate a mechanism

(the design problem). The mechanism may be entirely of the student’s own design, or it

may incorporate off-the-shelf parts. If the mechanism incorporates off-the-shelf parts, the

students must perform appropriate analysis to show that the parts are suitable for their

intended purpose in the mechanism.

3. The project must be open-ended – meaning that there is not a known correct answer to the

design problem. Students are expected to apply their creativity (simply copying or re-

creating something that already exists is not acceptable).

4. The project must have an experimental component. Students must conceive, design,

implement and operate an appropriate experiment as part of the project. The

experiment might be to collect data about some aspect of the design (i.e., to verify

that the design will work as expected). Alternatively, the experiment could be to

verify that the final mechanism performs as expected.

5. Upon receiving the approval, the Student Project Group will prepare a preliminary

project report consisting Requirement Definition Document, Feasibility Study

Document, System Requirement Specification, System Analysis Document,

Preliminary System Design Document. All the documents indicated will have a

prescribed format.

6. The Project Work will be assessed jointly by a panel of examiners having more than

Five Years experience. The Project Groups will deliver the presentation of the Project

Work which will be assessed by the panel.

Page 114: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 114 of 195

7. The Student Project Group needs to actively participate in the presentation. The panel

of examiners will evaluate the candidate’s performance based on presentation skills,

questions based on the Project Work, understanding of the Project, analysis and

design performed for the project.

8. The Student Project Groups are expected to work on the recommendations given by

the panel of examiners. In no case any variation in Project Theme will be permitted.

Assessment Scheme

Sr. No. Content Marks

1 Synopsis 5

2 Feasibility Study 5

3 System Requirement Specification 5

4 System Analysis Document 10

5 System Implementation 25

6 System Testing 25

7 Project Presentation 15

Note:

The student needs to identify a technological problem in the area of Computer Engineering

or Information Technology of their choice and address the problem by formulating a solution

for the identified problem. The project work needs to be undertaken by a group of maximum

FOUR and minimum of THREE students. The Project work will be jointly performed by the

project team members.

The Project Group will prepare a synopsis of the project work which will be approved by the

concerned faculty member. The project should not be a reengineering or reverse engineering

project. In some cases, reverse engineering projects will be permissible based on the research

component involved in it. The project work aims at solving a real world technical problem.

Hence ample literature survey is required to be done by the students. Application-oriented

projects will not be acceptable. Low-level custom User Interface development and its allied

mapping with a particular technology will not be accepted.

Following is the list of recommended domains for Project Work:

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Model the Real World Problem

2. Identify the Design within Specification and Available Resources

3. Realise the Solution within Defined references

4. Defend his Design with Technical and Ethical reasoning

5. Adapt to changing Technological and Human resource advancesUse the gained

knowledge for other Real World Problems

Page 115: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 115 of 195

FF No. : 654

CS414SEM: Seminar

Credits: 2 Teaching Scheme: 2 Hours / Week

Seminar is a course requirement wherein under the guidance of a faculty member a

student is expected to do an in depth study in a specialized area by doing literature survey,

understanding different aspects of the problem and arriving at a status report in that area.

Students are expected to choose a topic in CSE based on current trends or industry practices.

While doing a seminar, the student is expected to learn investigation methodologies, study

relevant research papers, correlate work of various authors/researchers critically, study

concepts, techniques, prevailing results etc., analyze it and present a seminar report.

Evaluation will be based on relevance of topic, understanding of the problem, literature

Survey, presentation, communication skills, answering queries and reporting or documenting

procedure.

Course Outcomes:

The student will be able to –

1. Conduct a thorough literature survey of identify technical topic.

2. Scope and visibly identify technological trade off in computer engineering leading to

significant topics.

3. Adapt skills, professional ethics & technical standardization to solve real world

problems.

4. Present technical topic in written form with technical report or document.

5. Relate real world problem scenarios in computer engineering.

6. Select and utilize appropriate study concept, techniques, relevant research paper and

investigation methodologies to devise effective current trends or industry practices

solution.

Page 116: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 116 of 195

FF No. 653 Issue 0, Rev. 1 , Dt. 24/03/2017

B. Tech. Structure with effect from Academic Year 2016-17

Module VIII

Code Subject Type Teaching Scheme Assessment Scheme

The

ory

Projec

t

Lab ISA Credits

MSE HA L/P ESE

Open EL-I

S1 3 - - 35 30 - 35 3

Open EL-II

P 3 - - 35 30 - 35 3

Open EL-III

3 - - 35 30 - 35 3

CS413PRJ Project-II P - 8 - - - - - 4

CS414SEM Seminar 2

TOTAL 9 8 - 15

Page 117: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 117 of 195

EL

EC

TIV

E L

ist

wit

h L

ab

Page 118: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 118 of 195

FF No. : 654

CS417THL:Embedded system

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Introduction to Embedded Systems (7 Hours) Embedded Systems: Components, Classification, Characteristics of ES. Review of

Microprocessors and Microcontrollers. Embedded Processor Technology, Application

Specific System Processor. CISC, RISC , Power Management of peripherals, Reset Ckt / Watch Dog

Timers, Structural Units of Microprocessor , Processor and ,Memory Selection ,Interfacing of

Processor Memory, I/O Bus management techniques. Serial / Parallel Bus , Bus Design Issues

ArbitrationStudy of Bus Parameter

Unit 2: Microcontroller (ARM) (7 Hours) Family Architecture, Features, Data / Programme Memory, Reg set, Reg Bank, Special

Function Registers, Data Memory, Programme Memory, Interrupt Structure, Timer Prog, Serial Port

Prog, Misc Features. Memory I/O Design & Interfacing, Timer Calculation

Unit 3: Title of the Unit PIC Microcontrollers (7 Hours) Features, Architecture Pin Out, Capture /Compare /Pulse width modulation Mode , Block

Dia Prog Model, Rest /Clocking, Mem Org, Prog/Data, Flash Eprom, Add Mode/Inst Set Prog , I/o,

Interrupt , Timer, ADC Design Parameters problem solving. PWM ADC Timers

Unit 4: I/O interfacing (6 Hours) ADC / DAC ,Switch, LED Devices , LCD, High Power Devices Relays , OP Amps : Adder,

Subtracter, Gain , Low Pass filter, High Pass filter, Integrator, Differentiator, Current to Voltage

Converter, Timing /Counting Devices. Communication using RS232C , Sensors, Magnetic,

Temperature, Pressure,Design Implementation of OP Amps

Unit 5: Bus Technologies (6 Hours) I/O Bus, Bus Bus management techniques. Serial / Parallel Bus , Bus Design Issues, Allocation ,

Arbitration. Study of Bus Parameter. Detail study of CAN, I2C, SPI.,USB, RS232C

Unit 6: RTOS (7 Hours) Device drivers, Interrupts, Interrupt Service Routines, Scheduling Algo, Inter Process

Communication, Process Synchronisation. Multiple Tasks, Threads, Processes. Shared

Data / Priority Inversion Char: of RTOS, Real Time Scheduling of RTOS Case Study of Embedded

Systems in Detail.(H/W + S/W Algo)

Embedded Systems Lab Assignments

1. Study of Microcontroller Development Board

2. Led Flashing

3. 7 Segment LED Display

Page 119: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 119 of 195

4. Buzzer / Relay

5. Switch Interface

6. Timer Frequency generation

7. LCD

8. ADC

9. Serial Communications + Graphical GUI on Desktop / Laptop

10. Serial Peripheral Interface EEPROM / RTC

11. IIC Interface EEPROM / RTC

12. Stepper Motor

13. PWM Motor / LED Control

14. Mini Project

Text Books: 1. Raj Kamal ‘Embedded Systems ‘, Tata McGraw-Hill . ISBN0-07-049470-3

2. Dr. K. V. K. K. Prasad "Embedded/Real time System : Concepts, Design, &

Programming “. Dreamtech Press

Reference Books: Reference Books

1. Dr. K. V. K. K. Prasad, Gupta Dass, Verma "Programming for Embedded system

“Wiley -Dreamtech India Pvt. Ltd.

2. Sriram lyer , Pankaj Gupta,"Embedded Real time Systems Programming", Tata

Mc-Graw Hill, 2004.

Additional Reading

1. Microcontroller Handbook

Course Outcomes:

The student will be able to –

1. Learn the Concept of Embedded Systems

2. Learn Fundamentals of Microcontrollers

3. Learn Microcontrollers and IO Interfacing

4. Design Systems using principles of ES.

5. Learn the fundamentals of RTOS.

CO –PO Mapping

CO1 Understand Steps in System Design using Computing Devices PO1

Page 120: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 120 of 195

CO2 Design system interconnects for effective throughput PO5

CO3 Create designs using Simulation and RTOS Tools PO9

CO4 Deliver Complex Automation Solutions PO10

CO5 Cooperate with diverse Teams for delivering automation Solutions PO16

CO6

Page 121: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 121 of 195

FF No. : 654

CS419THL:Mobile Computing

Credits:4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Cellular Network (7 Hours) Personal Communication System (PCS), PCS Architecture, Why cellular networks?

Generations (1G,2G,3G,4G), Basic cellular system, Design Considerations: Cell, Cell

Clustering, Frequency allocation, System capacity and frequency re-use, Cell splitting , Co-

channel interference and its reduction factor. Types of non co-channel interference

Unit 2: GSM Communication (7 Hours)

, Signal and signal propagation, GSM System Architecture: GSM Radio subsystem,

GSM Interfaces, GSM Identifiers, Logical Channels: Traffic Channels and Signaling

Channels, Network and switching subsystem, Operation subsystem. GSM channels, GSM

protocol architecture, Location tracking and call setup, Security, Data services N/W

signaling

Unit 3: Cellular Bearer Services (7 Hours) SMS architecture protocol, Hierarchy, Voice and Video services for mobile

networks.. Data Support Services: Paging systems, CDPD GPRS, WLL, DECT, EDGE,

UMTS, HSPA, HSPA+, W-CDMA, CDMA-2000, LTE, 1xRTT, EV-DO

Unit 4: Handoff in Cellular Networks (6 Hours) Handoff- Initialization of handoff, Delaying handoff, Forcing handoff, Power

different handoff. Mobile assisted handoff, Intersystem handoff. Hard and Soft Handoff.

Unit 5: Network & Transport layer in Cellular Networks (7 Hours) Mobile Network layer: Mobile IP, Mobile node, IP packet delivery, Agent discovery,

Registration, Tunneling and encapsulation, Mobile ad-hoc networks. Mobile Transport layer:

Traditional TCP, Indirect TCP, Snooping TCP, Mobile TCP, Fast retransmit/recovery,

Transmission/time-out freezing, Selective retransmission, Transaction-oriented TCP. TCP

over 2.5/3G/4G wireless networks.

Unit 6: Mobile Databases (6 Hours) Database hoarding, Data caching, Data cache and web cache maintenance in mobile

environments, Client-Server computing and adaptation, Query processing, Data recovery

process, Issues relating to quality of service, Digital audio broadcasting: DAB System, DAB

objects, Object transfer protocol, DVB: DVB system.

List of Practicals: (For THL)

Assignment 1. Design an android Application for Phone Call

Assignment 2. Design an android application for media player

Page 122: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 122 of 195

Assignment 3. Design an android Application for SMS Manager

Assignment 4. Design an android Application using Google Map To Trace The Location of

Device

Assignment 5. Design an android Application for Frame Animation

Assignment 6 : Mini Project

Assignments should be implemented on android operating systems.

Text Books:

1. “Mobile Communications”, Jochen Schiller, 2nd edition, Pearson education, ISBN- 81-297-0350-5 2. “Mobile Communication”, G.K.Behera, Lopamudra Das, Scitech publications,ISBN -9788183711791 3. “Professional Android™ Application Development”, Published by Wiley Publishing, Inc.10475

Crosspoint Boulevard Indianapolis, IN 46256, ISBN: 978-0-470-34471-2, 2009 4. “Pro Android 4”, Published by Apress,Satya Komatineni, Dave MacLean,ISBN 978-1-4302-3930-7,

2012

Reference Books: (As per IEEE format)

1. “Wireless and Mobile Network Architectures”, Yi-Bing Lin, Imrich Chlamtac, Wiley publication, ISBN-9971-51-366-8

2. “Mobile Computing”, Raj Kamal, Oxford University press, ISBN 978-0-19-568677-7

Course Outcomes: The student will be able to –

1. Estimate performance parameters for designing the Cellular Network which comply

Next Generation Cellular Network Standards.

2. Formulate conceptual Telecommunication system to be deployed to fulfill bandwidth

capacity planning

3. Design the mobile network considering futuristic busty data on cellular network.

4. Justify the Mobile Network performance parameters and design decisions while

mobile Handoff.

5. Adapt to the requirements of next generation mobile network and mobile applications

6. Simplify the database usage on embedded devices for enterprise applications.

Page 123: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 123 of 195

FF No. : 654

CS421THL: Parallel Computing on GPU

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Fundamentals of Parallel computing and architectures (8 Hours)

Parallel programming definition, motivation, Types and levels of parallelism, Different

grains of parallelism, data dependence graph, data parallelism, functional parallelism,

Flynn’s classification of multi-processors, Definition of thread and process, programming

parallel computers, Parallel computing architectures (multi-core CPUs, GPUs, traditional

multi-processor system, Xeon-Phi, Jetson Kit, Kilocore processor), multiprocessor and

multicomputer systems, interconnection networks, Modern GPU architecture (in brief),

Performance comparison: Speedup, Gain time and scalability.

Unit 2: Introduction to GPU architecture and parallel algorithms (8 Hours)

Introduction to Modern GPU Tesla architecture, Types of GPU memories: global, shared,

texture memory and their properties and uses, Streaming processor (SP), Streaming

multiprocessor (SM), Special Functional unit (SFU), SM instruction types

Fosters Parallel algorithm design, Designing GPU parallel algorithm for pattern clustering.

Unit 3: Introduction to CUDA (8 Hours)

Introduction to CUDA programming model: threads, blocks, grid, Kernel, Kernel definition

and kernel launch configuration, Use of GPU memories: global, shared, texture and constant

memories, shared memory: organization, bank conflicts, global memory coalesced accesses,

CUDA APIs: for memory allocation, synchronization, Execution of a CUDA kernel on GPU:

concept of warp, warp divergence, CUDA example programs (Vector dot product, Vector-

Matrix multiplication and etc). Atomic operations in CUDA and their use.

Unit 4: Scientific Computing and problem solving on GPU-Part1 (6 Hours)

Parallel computation of binomial coefficients, Multi-variate polnomials in power

form and their GPU parallel evaluation, Polynomials in Bernstein form and parallel

computation of Bernstein coefficients: conventional method and using matrix method,

Unit 5: Scientific Computing and problem solving on GPU-Part2 (5 Hours)

Parallel reduction on GPU and its applications. Compute intensive research oriented

problems decided by instructor and their GPU parallelization. GPU Parallel implementation

of nearest neighbor classifier for large data sets.

Unit 6: CUDA code optimization and Performance improvement (5 Hours)

CUDA code optimization: Memory optimization, Control flow optimization, Execution

configuration optimization and Instruction optimization, Concept and application of page

locked host memory, Single vss double precision computing on GPU: precision vss speed of

computation, choosing correct precision for a real GPU application, memory leaks and

associated problems, CUDA tools: cuda-memcheck and profiler.

Page 124: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 124 of 195

List of Practical's Parallel Computing on GPU

1. Parallel GPU implementation of vector-vector operations

2. Parallel GPU implementation of vector-Matrix operations

3. Parallel computation of binomial coefficient matrix

4. Parallel GPU implementation of Matrix-Matrix operations

5. Assignment focusing on optimization of data transfer between CPU and

GPU:using page locked host memory and to avoid the data transfer

6. Assignment focusing on memory optimization: use of GPU shared, constant and

texture memory.

7. Parallel GPU implementation involving kernel looping.

8.Working of CUDA tools MemCheck and & Visual Profiler

Text Books: (As per IEEE format)

1. David Kirk, Wen-mei Hwu, Programming Massively Parallel Processors: A Hands-On Approach, 2 nd Edition, ELSEVIER Inc. 2. Jason Sanders and Edward Kandrot, CUDA by Example: An Introduction to General-Purpose GPU Programming, Addison Wesley

Reference Books: (As per IEEE format)

1. Michael J. Quinn, Parallel Programming in C with MPI and OpenMP , Tata McGraw-Hill Edition

2. Kai Hwong, Advanced computer architecture, Tata McGraw-Hill Edition

Course Outcomes:

The student will be able to –

1. Recognize fundamentals of parallel computing and architectures available

2. Design parallel algorithms that better maps on GPU architecture

3. Write CUDA applications for execution on GPU

4. Apply parallel computing methods to scientific and engineering problems

5. Apply parallel computing methods to research problems

6. Optimize CUDA code using tools for performance improvements

Page 125: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 125 of 195

FF No. : 654

CS424THL: Image Processing

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Introduction to Image processing (6 Hours)

Introduction, Elements of image processing system, Scenes and Images, Vector

Algebra, Human Visual System, color vision color model: RGB, HVS, YUV, CMYK, YCbCr

and some basic relationships between pixels, linear and nonlinear operations. Image types

(optical and microwave), Image file formats (BMP, tiff, jpeg, ico, ceos, GIF,png, raster

image format). Image sampling and quantization.

Unit 2: Image Enhancement (7 Hours)

Thresholding, Spatial domain techniques { Image Negative, Contrast stretching, gray

level slicing, bit plane slicing, histogram and histogram equalization, local enhancement

technique, image subtraction and image average, Image Smoothening: low-pass spatial

filters, median filtering, Image Sharpening: high-pass spatial filter, derivative filters,

Frequency domain techniques- Ideal low-pass filter, Butterworth low-pass filter, High-pass

filter, Homo-morphic filters.

Unit 3: Image Analysis (7 Hours)

Image segmentation- Classification of image segmentation techniques: Watershed

Segmentation, Edge-based Segmentation, region approach, clustering techniques, edge-

based, classification of edges and edge detection, watershed transformation Feature

Extraction- Boundary representation( Chain code, B-spline representation, Fourier

descriptor) Region representation (Area, Euler number, Eccentricity, Shape matrix, moment

based descriptor), texture based features.

Unit 4: Image Compression and Object recognition (7 Hours)

Introduction to Image compression and its need, Coding redundancy, classification of

compression techniques (Lossy and lossless- JPEG, RLE, Huffman, Shannon fano), scalar

and vector quantization Object Recognition { Need, Automated object recognition system,

pattern and pattern class, relationship between image processing and object recognition,

approaches to object recognition.

Unit 5: Image Transform (6 Hours)

Introduction to two dimensional orthogonal and unitary transforms, properties of

unitary transforms. One-two dimensional discrete Fourier Transform (DFT). Cosine,

Slant, KL, affine transforms. Singular Value Decomposition, Applications of transforms

in Image processing.

Unit 6: Wavelet Transform in image processing (7 Hours)

Page 126: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 126 of 195

Sub band coding, Haar Transform – it’s application as a Wavelet, multi resolution

expansions, Wavelet Transform in one dimensions; Wavelet transforms in two

dimensions.DB4, Fast Wavelet Transform, Other Applications of Wavelet in image

processing

List of Assignments: (THL course)

1. Write matlab code to display following binary images

Square

Triangle

Circle

Write matlab code to perform following operations on images

Flip Image along horizontal and vertical direction.

Enhance quality of a given image by changing brightness of image.

Image negation operation.

Change contrast of a given Image.

2. Write Matlab code to implement pseudo colouring operation of a given image.

Write Matlab Code for Pseudo Colour of Image by using Gray to colour

transform.

3. Study of different file formats e.g. BMP, TIFF and extraction of attributes of

BMP.

4. Write matlab code to find following statistical properties of an image.

Mean

Median

Variance

Standard deviation

Covariance.

5. Write matlab code to enhance image quality by using following techniques

Logarithmic transformation

Histogram Equalization

Gray level slicing with and without background.

Inverse transformation.

6. Read an Image and Perform singular value decomposition. Retain only k largest

singular values and reconstruct the image. Also Compute the Compression ratio.

7. Write matlab code to enhance image quality by using following techniques

Low pass and weighted low pass filter.

Median filter.

Laplacian mask.

8. Write matlab code for edge detection using Sobel, Prewitt and Roberts operators.

9. Write C-language code to find out Huffman code for the following word

COMMITTEE.

10. Write matlab code to design encoder and decoder by using Arithmetic coding for

the following word MUMMY. (Probabilities of symbols M-0.4, U-0.2, X-0.3,Y-

0.1 ).

11. Write matlab code to find out Fourier spectrum, phase angle and power spectrum

of binary image and gray scale image.

Page 127: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 127 of 195

Text Books:

1. Rafael Gonzalez & Richard Woods, “Digital Image Processing,” 3rd

Edition, Pearson

publications, ISBN 0132345633.

2. Anil K. Jain, “Fundamental of Digital Image Processing,” 5th

Edition, PHI publication,

ISBN 13: 9780133361650.

Reference Books:

1. Pratt, “Digital Image Processing,” Wiley Publication, 3rd

Edition , ISBN 0-471-37407-5.

2. K.R. Castleman, “Digital Image Processing,” 3rd

Edition, Prentice Hall: Upper Saddle

River, NJ, 3, ISBN 0-13-211467 -4.

3. K. D. Soman and K. I. Ramchandran, “Insight into wavelets - From theory to practice,”

2nd

Edition PHI, 2005.

Course Outcomes:

The student will be able to

1. Describe image model

2. Perform spatial filtering on image

3. Identify Image Segmentation techniques.

4. Apply lossless and lossy compression techniques for image compression.

5. Use various image transforms to analyze and modify image.

6. Understand Wavelet transform for Image Processing Applications.

Page 128: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 128 of 195

FF No. : 654

CS426THL: CONVERGENCE TECHNOLOGY

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Introduction to Convergence (6 Hours)

PSTN: Infrastructure, Working, Services, PSTN versus Internet.

Difference in Data and Voice Traffic: Packet switching and circuit switching, Data

traffic Characteristics, Voice traffic Characteristics

What is network Convergence, the promise of network convergence, networking

issues and convergence, benefits of IP centric network, challenges of converged

network, introduction to VOIP, applications of converged networks, VOIP

implementation challenges. voice and data network growth factor, effects of network

convergence on businesses.

Unit 2: Protocols and Standards for Convergence (7 Hours)

Protocols Supporting VOIP: Multicast IP, RTP, RTCP, RSVP, RTSP, SDP, SAP,

SIP.

Subscriber Lines: T1/T3, DS0, DS1, DS3, E1/E3. Signaling Standards: H.323, SIP.

Gateways, Gatekeepers. MGCP, Audio and Video Codecs.

Unit 3: Switching networks (7 Hours)

ISDN: conceptual view of ISDN, transmission structure, user-network interface

configuration, ISDN Protocol Architecture, ISDN connection, Addressing,

Interworking, PRI, BRI, LAPD,

Basic Call control, SS7.

B-ISDN standards, Broadband services, B-ISDN architecture, B-ISDN protocol

reference model.

ISDN standards, SDH.

Unit 4: Frame Relay ( 7Hours)

Frame Relay Circuits, Frame mode protocol architecture, frame mode call control,

LAPF, Congestion in frame relay networks, approaches to congestion control, Traffic

rate management, Explicit congestion avoidance, implicit congestion control.

Unit 5: ATM technology (7 Hours)

ATM VPI& VCI, Creation of virtual channel, Definitions of Virtual circuit and

permanent virtual circuit, ATM reference model, step-by-step PVC example of

how ATM network processes cells, AAL, Adaption layer from voice over ATM

perspective AAL1,AAL2, AAL3, Connection admission control (CAC). Cell Loss

Priority (CLP), ATM and convergence technology. ATM versus Frame relay, ATM

versus SONET.

Unit 6: SMDS and MPLS (6 Hours)

SMDS: introduction to SMDS, SMDS interface protocol, SMDS addressing.

Comparison of SMDS with other LAN technologies.

Page 129: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 129 of 195

MPLS: Evolution on MPLS, Architecture, Forwading Labeled Packets, Label

Distribution Protocol,MPLS VPN, IPv6 Over MPLS

Suggested List of Lab Assignments: (For THL)

1. Study of audio and video data.

2. Signal passing through network for voice data

3. Simulation model for transfer of data from DS0, DS1, DS3 lines to E1/T1, E3/T3

lines or vice versa

4. Study of E/T cables

5. Simulation model based on SIP

6. Study of Gateways and Gatekeepers

7. Simulation project for use of Audio and Video

8. Simulation of ATM network

9. Study of ISDN devices.

10. Study of SS7 implementation.

11. Comparison of ISDN and B-ISDN.

Text Books: (As per IEEE format) 3. “ISDN and Broadband ISDN with frame relay and ATM” by William Stallings, Pearson Education, 2003,

ISBN 81-7808-422-8, 4th Edition. 4. “Voice over IP Technologies” by Mark A. Miller, P.E., Wiley Publications, 2002, ISBN 81-265-0286-X, 1st

Edition. 5. MPLS fundamentals by Luc De Ghein, CCIE No. 189,7 Cisco Press.

Reference Books: (As per IEEE format) 1. “Computer Communications and Networking Technologies”, by Michael A. Gallo, William M. Hancock,

Cengage Learning, 2002, ISBN81-315-0364-X, 1st Edition.

2. “ATM network concepts and protocols”, by Sumeet Kasera and Pankaj Sethi, Tata

McGraw Hill, 2001, ISBN 0-07-463776-2, 1st Edition.

Course Outcomes:

The student will be able to –

1. Design a network to support voice and data services.

2. Use of Standard Tools for converged network design.

3. Judge the impact and benefits of converged network in exploitation on environment

and society.

4. Participate individually and collaboratively to examine the performance of

converged- network.

5. Prepare cost effective solutions to fulfill the need of society by convergence

technology.

6. Analyze the requirements of the society and propose efficient solutions using

convergence technology.

Page 130: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 130 of 195

FF No. : 654

CS430THL:: NEURAL NETWORKS

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1 Introduction (7 Hrs)

Introduction and Role of Neural Network (NN), Artificial Neural Networks, Biological

Neural Networks, Components of Neural Network, Network topologies, Linear

Separability, Learning Rules, Activation Functions, Mc Culloch Pitts NN, Hebb Net,

Perceptron, Paradigms of Learning: Supervised, Unsupervised, Reinforced, Examples on

Learning.

Unit 2 : Perceptron Networks (7 Hrs)

Standard Backpropagation: Architecture, Algorithm, Applications, variations, Adaline,

Madaline, Boltzmann machine, Continuous Hopfield, Gaussian Machine, Cauchy

machine neural networks.

Unit 3: Competitive Neural Network (8 Hrs)

Fixed weight Competitive Neural Network, Winner takes all algorithms, Hebbian

Networks, Maxnet, Kohonen Self Organizing Maps, Learning Vector Quantization,

Counter propagation: Fully Counter propagation neural network, Forward only Counter

propagation Neural network. Self organizing Maps and Applications.

Unit 4: Adaptive Resonance Theory(ART) (6 Hrs)

The ART Network Structure, Network Operation, Properties of ART, ART-1, ART2

Network, Architecure, Algorithm, Applications. Case Study: ART2 Application

Unit 5: Pattern Association (6 Hrs)

Training Algorithm for Pattern association, Heteroassociative Associative Memory

Neural Network, Auto associative Neural Network, Iterative Auto associative Neural

Network, Discrete Hopfield Network, Bidirectional associative Memory (BAM).

Unit 6: Optimization Algorithms (6 Hrs)

Genetic Algorithm, Differential Evolutionary Algorithm, Ant colony Algorithm, and

applications of these algorithms. Applications of NN: Signal Processing, Pattern

recognition, Medicine, Speech Production/Recognition, Business.

List of Lab Practicals

1. Verification of logic gates using NN algorithms

2. Supervised Leaning rules for a single neuron

3. Backpropagation algorithm

4. Fruit Classification Using Backpropagation algorithm.

Page 131: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 131 of 195

5. Iris Data Clustering using K means algorithm.

6. Character Recognition using Backpropagation algorithm.

7. Face Recognition

8. KDD data analysis using SVM.

9. Implementation of Hopfield network

10. Implementation of SOM

11. Feature extraction for a given real world problem.

12. Data Optimization using GA.

Text Books 1. “Fundamentals of Neural Networks: Architectures, Algorithms and Applications”, Laurene Fausett,

Prentice Hall Edition 2. “Principles of Artificial Neural Networks”, Daniel Graupe, World Scientific Publishing, ISBN 13-978-

981-270-624-9, 2nd Edition.

3. “Artificial Neural Networks”, B. Yegnanarayana, PHI Learning Private Limited, ISBN 978-81-203-1253-1, 2010 Edition.

Reference Books 1. “Introduction to Artificial Neural Systems”, Jacek M. Zurada, Jaico Publishing House, ISBN81-7224-650-1, 2006 Edition. 2. “Neural Networks a Comprehensive Foundation”, Simon Haykin, Pearson Education, ISBN 81-7808-300-, 2nd Edition.

Additional Reading 1. “Neural Networks a Classical Approach”, Satish Kumar, Tata McGraw-Hill Publishing Company Limited, ISBN 0-07-048292-6, 2004 Edition. 2. “Neural Networks for Pattern Recognition”, Christopher M. Bishop, OXFORD University Press, ISBN 0-19-566799-9.

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. To Understand a number of models for supervised, unsupervised, and reinforcement neural

networks systematically.

2. student should able to analyze different algorithms according to the properties of their

inputs and outputs using different types of big data.

3. Design the most appropriate neural network for classification, Clustering, automatic

detection and optimization.

4. Implement the algorithms in a software environment using MATLAB / Neural ware

Professional and R-Programming Language.

5. To evaluate the neural network algorithms

.

Page 132: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 132 of 195

FF No. : 654

CS431THL: Machine Learning

Credits: 4 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Introduction to Machine Learning (8 Hours)

Types of Learning: Supervised, Unsupervised, Reinforcement.

Learning System: Well posed learning problem, Designing a learning system, Issues in

machine learning.

Concept Learning: Concept Learning, General-to-Specific Ordering: Task, search, Find S

algorithm, Version space and the candidate elimination algorithm, List-then-eliminate

algorithm, inductive bias.

Unit 2: Decision Trees (5 Hours)

Decision Tree Learning: representation, Basic decision tree learning algorithm, Hypothesis

space, Issues in decision tree learning.

Unit 3: Machine Learning Algorithms (8 Hours)

SVM: Kernel functions, Linear SVM, Nonlinear SVM.

Hidden Markov model, Genetic algorithm, Regression analysis, Multivariable regression.

Unit 4: Clustering Algorithm and recurrent Networks (8 Hours)

k-means algorithm, k-nearest neighbor learning, weighted majority algorithm,

Hopefield Net, Hamming net, Maxnet, Kohonen self organizing map, Principal

component Analysis (PCA).

Unit 5: Bayesian Learning (6 Hours)

Bayes theorem, Maximum likelihood hypothesis, minimum description length principle,

Gibbs algorithm, Bayesian belief networks, Expectation maximization algorithm.

Unit 6: Evaluating and Validating Hypothesis (5 Hours)

Evaluating hypothesis accuracy, Sampling theory, Central limit theorem, hypothesis testing,

comparing learning algorithms.

Validation: Cross validation, Confusion matrix.

List of Practical:

1. Introduction to Matlab

Page 133: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 133 of 195

a. Plot trigonometric functions: sin, cos, tan, cosec, sec, cot

b. Perform matrix operations: add, subtract, multiply, inverse

c. Perform following operation on image: change pixel value and display new image

d. Plot exponential function

2. Supervised learning

a. Implement Mc-Culloch-Pitts Neural Network

b. Implement Hebbian network

3. Implement Backpropagation algorithm

4. Concept Learning

a. Implement Find-S algorithm

b. Implement List-then-eliminate algorithm

c. Implement Candidate Elimination algorithm

5. Support Vector Machine

Train the system using data set obtained from UCI ML repository. Use a partition

of the same data set as a test set to determine accuracy.

6. Genetic algorithm

a. Implement Genetic algorithm for the Travelling salesman problem

b. Implement Genetic algorithm for the 8 queens problem

7. Principal Component Analysis

Apply PCA on a data set obtained from UCI ML repository

8. Clustering

Implement the K-means algorithm on a data set obtained from UCI ML

repository

Text Books 1. T. Mitchell, “ Machine Learning”, McGraw-Hill, 1997. 2. Anup Kumar Srivastava, Soft Computing, Alpha Science International limited. 2009.

Reference Books 1. Ethem Alpaydin, "Introduction to Machine Learning", MIT press, 2004. 2. Jacek M. Zurada, “Introduction to Artificial neural System”, JAICO publishing house,2002,.

Course Outcomes:

Page 134: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 134 of 195

Upon completion of the course, graduates will be able to:

1. Demonstrate knowledge learning algorithms and concept learning through

implementation for sustainable solutions of applications.

2. Evaluate decision tree learning algorithms.

3. Analyze research based problems using Machine learning techniques.

4. Apply different clustering algorithms used in machine learning to generic datasets and

specific multidisciplinary domains.

5. Formulate a given problem within the Bayesian learning framework with focus on

building lifelong learning ability.

6. Evaluation of different algorithms on well formulated problems along with stating valid

conclusions that the evaluation support.

Page 135: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 135 of 195

FF No. : 654

CS432THL: Software Design Methodologies(THL)

Credits: 04 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Business Process Management ( 7 Hrs )

Introduction to Business modeling, Introduction to Business Processes, Business Process

Modeling Foundation, Process Orchestrations, Process Choreographies, Properties of

Business Processes, Business Process Management Architectures, Business Process

Methodology, Introduction to BPEL, Advantages of business modeling, Business process

modeling methods, Discovery, analysis, design, validation, and implementation Modeling

types, Definition of business area-BPM metadata, Importance of the BPMN standards

,Business process modeling standards, Flow objects, Connecting objects, Swimlanes,

Artifacts, Steps in building BPMs

Unit 2: System Behavior Specification ( 7 Hrs )

Static Behavior: Use Cases, Use Case Diagram Components, Use Case Diagram, Actor

Generalization, Include and Extend, Template for Use Case Narrative, Building Domain

Model, Capturing system behavior in use cases

Dynamic Behavior: Sequence diagrams, object lifelines and message types, Modeling

collections multiobjects, Refining sequence diagrams, Collaboration diagrams, States, events

and actions, Nested machines and concurrency, Modifying the object model to facilitate

states, Modeling methods with activity diagrams, Activity Diagrams: Decisions and Merges,

Synchronization, Iteration, Partitions, Parameters and Pins, Expansion Regions, Swimlanes,

concurrency and synchronization, Communication Diagram, Interaction Overview Diagrams,

Timing Diagrams

Unit 3: Software Design Engineering Primitives ( 7 Hrs )

Design Concepts, The Design Model, Design Qualities, Characteristics of Design activities,

Design Principles, Cohesion and Coupling, Software Architecture Vs Software Design,

Software Reuse, Design Heuristics, User Interface Design: Rules, User Interface Analysis

and Steps in Interface Design, Design Evaluation, Foundations of Software Architecture,

Reference Architectures, Architectural Design: Software Architecture, Data Design and

Architectural Design, Views, Viewpoints, Perspectives, Conceptual Architecture View,

Module Architecture View, Execution Architecture View, Code Architecture View,

Architecture styles: Repository, Layered, Pipe-Filter, Call-Return, Peer-Peer, Publish-

Subscribe, Client-Server, Two-Tier, Three-Tier, N-Tier, Heterogeneity in Architecture

Unit 4: System Design Specification ( 7 Hrs )

Design of Software Objects, Features and Methods, Cohesion and Coupling between

Objects, Coupling and Visibility, Interfaces, Interfaces with Ball and Socket Notation,

Templates, Analysis model vs. design model classes, Categorizing classes: entity, boundary

and control , Modeling associations and collections, Preserving referential integrity,

Achieving reusability, Reuse through delegation, Identifying and using service packages,

Page 136: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 136 of 195

Improving reuse with design Packages and interfaces: Distinguishing between

classes/interfaces, Exposing class and package interfaces, Subscribing to interfaces

Component and deployment diagrams: Describing dependencies, Deploying components

across threads, processes and processors

Unit 5: Design Patterns ( 7 Hrs )

Introduction to Design Pattern, Describing Design Patterns, Catalogue of Design Patterns

Creational Patterns: Abstract Factory, Builder, Factory Method, Prototype, Singleton,

Structural Patterns: Adapter, Bridge, Composite, Decorator, Facade, Flyweight, Proxy,

Behavioral Patterns: Chain of Responsibility, Command, Interpreter, Iterator, Mediator,

Memento, Observer, State, Strategy, Template Method, Visitor, Antipatterns, Applications of

Design Patterns

Unit 6: Model Driven Development ( 7 Hrs )

Overview of Model Driven Development and Model Driven Engineering, Model

Transformation, Introduction to Model Driven Architecture: MDA Terms and Concepts,

Model Mappings, Marking Models, Executable Models, MOF, CWM, Introduction to XML,

XMI, Introduction to UML Metamodel and UML 2.X diagrams, Extensibility Mechanisms

and its usage, Introduction to OCL , Model Based Software Engineering, Domain-Specific

Modeling: Fundamentals and Architecture, MDA Applications

List of Practical:

1. To narrate Requirement Definition Document for the target system with following

three areas:

a. Problem Identification

b. Problem Definition

c. Problem Statement

2. To narrate System Requirements Specification Document for target system with

reference to the IEEE 610.12.1990 Std guidelines.

3. To create Business Process Diagrams for all the scenarios identified using BPMN 2.0

and BPM practices. Process modeling captures the ordered sequence of activities

within a process along with supporting information from end to end. In process

modeling, the business process is framed in a BPD to reflect the activities, the roles

that conduct those activities, conditional branching, and the sequence of the

workflow between the activities.

4. To decompose and organize the problem domain area into broad subject areas and

identify the boundaries of problem/system. Specify the behavior of the target system

and map requirements to Use cases.

a. The System Context Diagram depicts the overall System behavioral trace and

Requirement Capture diagram depicts the hierarchical Use case Organization.

The Use Case diagram should encompass

b. Actors (External Users)

Page 137: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 137 of 195

c. Transactions (Use Cases)

d. Event responses related to transactions with external agents.

e. Detection of System boundaries indicating scope of system.

5. To depict the dynamic behavior of the target system using sequence diagram. The

Sequence diagram should be based on the Scenarios generated by the inter-object

Communication. The model should depict:

a. Discrete, distinguishable entities (class).

b. Events (Individual stimulus from one object to another).

c. Conditional events and relationship representation.

6. To depict the state transition with the life history of objects of a given class model.

The model should depict:

a. Possible ways the object can respond to events from other objects.

b. Determine of start, end, and transition states.

7. To depict the dynamic behavior using detailed Activity diagram. Activity is a

parameterized behavior represented as coordinated flow of actions. The flow of

execution is modeled as activity nodes connected by activity edges.

- A node can be the execution of a subordinate behavior, such as an arithmetic

computation, a call to an operation, or manipulation of object contents. Activity

nodes also include flow of control constructs, such as synchronization, decision,

and concurrency control.

- Activities may form invocation hierarchies invoking other activities, ultimately

resolving to individual actions. In an object-oriented model, activities are usually

invoked indirectly as methods bound to operations that are directly invoked.

8. To develop logical static structure of target system with Software Class diagram. To

prepare Class Collaboration-Responsibility (CRC) cards for the Conceptual classes

traced from System analysis phase. The design model should depict

a. Relationship between classes: inheritance, Assertion, Aggregation,

Instantiation

b. Identification of objects and their purpose.

c. Roles / responsibilities entities that determine system behavior.

9. To enhance Software Class diagram to Architecture diagram with appropriate design

patterns. The patterns selected shall be justifiable and applied to individual and

distinct hierarchies. Suitable Architectural Styles shall be selected and the structural

elements shall be well-documented.

10. To represent physical module that provides occurrence of classes or other logical

elements identified during analysis and design of system using Component diagram.

The model should depict allocation of classes to modules. To narrate precise Program

Design Language constructs separating computation from interface. To represent

deployment view of the system through Architecture Diagram.

Text Books:

Page 138: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 138 of 195

1. Tom Pender, “UML Bible”, John Wiley & sons, ISBN – 0764526049 2. Jim Arlow, IlaNeustadt, “UML 2 and Unified Process: Practical Object Oriented Analysis and

Design.”, 2nd Edition, Addison- Wesley, ISBN – 0321321278.

Reference Books: 1. Mellor, Scott, Uhl, Weise, “MDA Distilled”, Pearson Education, ISBN 81-297-0529X 2. Grady Booch, James Rambaugh, Ivar Jacobson, “Unified Modeling Language Users Guide”,

2nd Edition, Addison- Wesley, ISBN – 0321267974 3. ErichGamma,RichardHelm,RalphJohnson,“DesignPatterns:Elements of ReusableObject-

Oriented Software”(Addison-WesleyProfessionalComputing Series),JohnVlissides,Publisher:Addison-Wesley Professional,1stedition (January15, 1995) , ISBN-10: 0201633612 ISBN-13: 978-0201633610

4. Steven Kelly, Juha-PekkaTolvanen, Domain-Specific Modeling: Enabling Full Code Generation, John Wiley & Sons, Inc., ISBN 978-0-470-03666-2, 2008

5. Paul Clements, Felix Bachmann, Len Bass, David Garlan, Documenting Software Architectures: Views and Beyond Addison-Wesley Professional 2003, ISBN-10:0201703726, ISBN-13: 9780201703726

6. Charles S. Wasson, System Analysis, Design, and Development: Concepts, Principles, and

Practices, John Wiley & Sons, Inc.,ISBN-13 978-0-471-39333-7, 2006

7. Essential Business Process Modeling, Michael Havey, First Edition August 2005

Oreilly, ISBN 10: 0-596-00843-0 | ISBN 13: 9780596008437 Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Examine and breakdown real-world problem scenarios into structured partitions

depicting static and dynamic behavior of the system using business process

management practices, object-oriented analysis principles and Model Driven

Development practices.

2. Identify and formulate software requirements and behavioral models using static

and dynamic behavioral views indicating structured problem partitioning and state-

based exploration.

3. Compose system analysis and design specifications indicating logical, physical,

deployment, and concurrency viewpoints using object-oriented analysis and design

principles and Model Driven Engineering practices.

4. Construct and justify the evolutionary system description models expressing high-

level architecture accommodating applicable architectural styles compatible to

requirements and behavioral models using UML-supported modeling tools.

5. Comprehend the nature of design patterns by understanding a small number of

examples from different pattern categories and apply these patterns in creating a

correct design using design heuristics, published guidance, applicability,

reasonableness, and relation to other design criteria resulting inwell-documented

system profiles to the engineering and social community.

6. Propose multi-faceted defendable solutions demonstrating team-skills

accommodating design patterns reducing the potential cost and performance

impedance in order to realize system artifacts with the help of Model Driven

Development practices.

Page 139: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 139 of 195

FF No. : 654

CS437THL: Software Testing and Quality Assurance(THL)

Credits: 04 Teaching Scheme:

Theory 3Hours / Week

Lab: 2 Hours/Week

Unit 1: Software Measurement ( 7 Hrs )

Measurement Theory and Why to Measure the Software, Measurement and Models,

Measurement Scales, Classification of Software Measures, Measurement Framework,

Theory of Program Testing, Discrete Math for Testers, Graph Theory for Testers, Software

Complexity, Measuring Internal Product Attributes: Size, Measuring Internal Product

Attributes : Structure, Halstead’s Software Science, Product Quality Metrics, In-Process

Quality Metrics, Software Reliability: Measurement and Prediction, Planning a Measurement

Program, Measurement in Practice, The Rayleigh Model, Exponential Distribution and

Reliability Growth Models, SRE process, Reliability Concepts: Hardware and Software,

Deploying SRE

Unit 2: Principles of Testing ( 7 Hrs )

Part A: Testing Concepts: Purpose of Software Testing, Testing Principles, Goals of Testing,

Testing aspects: Requirements, Test Scenarios, Test cases, Test scripts/procedures, Strategies

for Software Testing, Testing Activities, Mistakes, Faults & Failures, Planning Verification

and Validation, Software Inspections, Automated Static Analysis, Verification and Formal

Methods, Levels of Testing

White-Box Testing: Test Adequacy Criteria, Static Testing, Structural Testing, Code

Complexity Testing, Mutation Testing, Data Flow Testing

Black-Box Testing: Test Case Design Criteria, Requirement Based Testing, Positive and

Negative Testing, Boundary Value Analysis, Equivalence Partitioning State Based Testing,

Domain Testing

Unit 3: Functional Testing ( 7 Hrs )

Part A: Test Plan, Test Management, Test Execution and Reporting, Test Specialist Skills,

Tester’s Workbench and Tool Categories, Test Maturity Model and Test Process

Assessment, Debugging & Root Cause Analysis, Software Items, Component & Units, Test

Bed, Traceability and Testability, Attributes of Testable Requirements, Test Matrix, Benefits

of Formal Test Documentation, Types of Testing Documentation, Verification Testing,

Validation Testing, Integration Testing, System and Acceptance Testing, GUI Testing, ,

Regression Testing, Selection, Minimization and Prioritization of Test Cases for Regression

Testing, Creating Test Cases from Requirements and Use cases, Software Defects: Origins of

Defects, Defect Classes, Defect Repository / Test Design, Developer/Tester Support for

Defect Repository, Need for Testing

Unit 4: Higher Order Testing ( 7 Hrs )

Page 140: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 140 of 195

Part A: Object Oriented Testing, Specification Based Testing, Performance Testing, Ad-hoc

Testing, Usability and Accessibility Testing, Risk-based Testing, Exploratory Testing,

Scenario-based Testing, Random Testing Compatibility Testing, User Documentation

Testing, Client–Server System Testing, RAD Testing, Configuration Testing, Testing

internal Controls, Multiplatform Environment Testing, Security Testing, Web-based System

Testing, Reliability Testing, Efficiency Testing, Maintainability Testing, Portability Testing,

Introduction to Performance Testing, The Fundamentals of Effective Application

Performance Testing, The Process of Performance Testing, Interpreting Results: Effective

Root-Cause Analysis, Application Technology and Its Impact on Performance, Testing VS

Test Automation, Tool evaluation and selection, Automation team roles, Architectures,

Planning and implementing test automation process

Unit 5: Introduction to Software Quality Assurance ( 7 Hrs )

The software quality challenge, Meaning of software quality, Software quality factors ,

Software Quality Lessons Learned from the Quality Experts, The components of the

software quality assurance system – overview, Pre-project software quality components:

Contract Review, Development and quality plans, SQA components in the project life cycle:

Integrating quality activities in the project life cycle, Assuring the quality of software

maintenance components, Assuring the quality of external participants’ contributions, CASE

tools and their effect on software quality, Software quality infrastructure components:

Procedures and work instructions, Supporting quality devices, Staff training and

certification, Corrective and preventive actions, Documentation control, Pareto Principles,

Total Quality Management, Ishikawa’s Seven Basic Tools

Unit 6: Software Quality Assurance Management ( 7 Hrs )

Management components of software quality: Project progress control, Software quality

metrics, Costs of software quality, Standards, certification and assessment: Quality

management standards, SQA project process standards – IEEE software engineering

standards, Management and its role in software quality assurance, The SQA unit and other

actors in the SQA system, Inspection as an Up-Front Quality Technique, Software Audit

Methods, Software Safety and Its Relation to Software Quality Assurance, SQA for Small

Projects, Development Quality Assurance, Quality Management in IT, Introduction to ITIL,

Software Quality Assurance Metrics, Software Benchmarks and Baselines

List of Practical:

1. To Prepare Test Plan for the implemented system under test. The Test Plan shall be

based on System Requirement Specification. The Test plan consists of following

issues.

a. Purpose of the test.

b. Location and schedule of the test.

c. Test descriptions.

d. Pass and Fail Criteria.

2. To identify and narrate Test cases, Test scripts/procedures and Test incident Report

identifier for the system under test. Refer Use case analysis document to prepare

mentioned/ identified test documents. The expected specifications/ behaviors can be

stated with the help of Test Oracle.

Page 141: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 141 of 195

3. To perform Unit testing especially indicating the traced Independent data paths,

Control paths and Error handling paths. Prepare control flow graphs for the unit

under test. Compute the Cyclomatic complexity of the unit.

4. To perform Data Flow testing for the Program Segments by identifying the

Definition-Use chain and type of data flow anomaly.

5. To perform Mutation Analysis of the Program Segments along with mutant history,

mutation score and type of mutation by using any Code analysis Tool / Mutation

Testing Tool (JUNIT, MuJava).

6. To perform Black-Box Testing for all the units contained in the architectural

segments using Equivalence Partitioning, Boundary Value Analysis and Orthogonal

Array testing methods. To study exploratory Testing for the Module under Test and

merits/demerits of this technique.

7. To perform Regression Testing / GUI Testing of the System under construction with

Unit and Integration profiles by using any Functional Testing Tool.

8. To perform Automated Testing using suitable CASE tool addressing Higher-Order

testing strategies.

9. To perform Web Based Testing for Web Application incorporating any Open Source

Tool. To study Performance Testing, Load Testing, Security Testing, Stress Testing,

Demonstrate on link Test expectation.

10. To perform Software Audit (Checklist and Template-based) for the software

developed and improve the Code Quality.

Text Books:

1. Burnstein, “Practical Software Testing”, Springer International Edition, ISBN 81-8128-089-X

2. William E. Perry, “ Effective Methods for Software Testing”, John Wiley and Sons, ISBN 9971-51-345-5

3. Daniel Galin, Software Quality Assurance: From theory to implementation, Pearson Education Limited, 2004, ISBN 0201 70945 7

Reference Books :

1. KshirasagarNaik, PriyadarshiTripathy, Software Testing and Quality Assurance-Theory and Practice, John Wiley & Sons, Inc., 2008, ISBN 978-0-471-78911-6

2. Fenton, Pfleeger, “Software Metrics: A Rigourous and practical Approach”, Thomson Brooks/Cole, ISBN 981-240-385-X.

3. Desikan, Ramesh, “Software Testing: principles and Practices”, Pearson Education, ISBN 81-7758-121-X.

4. Anne MetteJonassen Hass, Guide to Advanced Software Testing, ARTECH HOUSE, INC., 2008, ISBN-13: 978-1-59693-285-2

5. Ian Molyneaux,The Art of Application Performance Testing, O’Reilly Media, Inc., 2009, ISBN: 978-0-596-52066-3

6. Jamie L. Mitchell, Rex Black, Advanced Software Testing—Vol. 3, 2nd Edition, Rocky Nook, 2015, ISBN: 978-1-937538-64-4

7. G. Gordon Schulmeyer, Handbook of Software Quality Assurance Fourth Edition, ARTECH HOUSE, INC., 2008, ISBN-13: 978-1-59693-186-2

Course Outcomes:

Page 142: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 142 of 195

Upon completion of the course, graduates will be able to –

1. Select and classify measurement scales and models, software metrics and measures

addressing software quality and reliability.

2. Conduct unit and integration tests by determining test design, test automation, test

coverage criteria using testing frameworks and test adequacy assessment using

control flow, data flow, and program mutations.

3. Apply suitable higher order testing techniques and methods in order to achieve

verified and validated software by following testing best practices.

4. Demonstrate the skillset as a tester to neutralize the consequences of wicked

problems by narrating effective test cases and test procedures.

5. Adapt to various test processes, types of errors and fault models and methods of test

generation from requirements for continuous quality improvement of the software

system along with Software Quality best practices usage.

6. Apply software testing cycle in relation to software development and project

management focusing incidents and risks management within a project towards

efficient delivery of software solutions and implement improvements in the software

development processes by making use of standards and baselines.

Page 143: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 143 of 195

EL

EC

TIV

E L

ist

wit

h P

roje

ct

Page 144: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 144 of 195

FF No. : 654

CS420THP: Cloud Computing

Credits: 3 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction to Cloud Computing (6 Hours)

Introduction to Cloud Computing, Definition, Characteristics, Components, Cloud Service

Models: SaaS, PaaS, IaaS, Cloud provider, benefits and limitations, Deploy application over

cloud, Cloud computing vs. Cluster computing vs. Grid computing. Open Stack vs Cloud

Stack, Role of Open Standards.

Unit 2: Resource Virtualization (6 Hours)

Infrastructure as a Service (IaaS): Virtualization Technology: Different approaches to

virtualization, Hypervisors, Machine Image, Virtual Machine (VM). Virtualization: Server,

Storage, Network. Virtual Machine (resource) provisioning and manageability, storage as a

service, Data storage in cloud computing(storage as a service).

Multitenant software: Multi-entity support, Multi-schema approach, Multitenance using

cloud data stores, Data access control for enterprise applications.

Unit 3: Data in the cloud (6 Hours)

Cloud file-systems: GFS and HDFS, BigTable, Features and comparisons among GFS,

HDFS etc.

Databases on Cloud: NoSQL, MogoDB, HBase, Hive, Dynamo, Graph databases

Unit 4: Map Reduce (8 Hours)

Map-Reduce and extensions: Parallel computing, The map-Reduce model, Parallel efficiency

of Map-Reduce, Relational operations using Map-Reduce, Example/Application of Map-

reduce.

Unit 5: Cloud Service Models (8 Hours)

PaaS: Introduction to PaaS - What is PaaS, Service Oriented Architecture (SOA). Cloud

Platform and Management - computation, storage

SaaS: Introduction to SaaS, Web services, Web 2.0, Web OS, Case Study on SaaS

Unit 6: Cloud Management and Security (6 Hours)

Service Management in Cloud Computing: Service Level Agreements(SLAs), Billing &

Accounting, Comparing Scaling Hardware: Traditional vs. Cloud, Economics of scaling:

Benefitting enormously, Managing Data - Looking at Data, Scalability & Cloud Services,

Database & Data Stores in Cloud, Large Scale Data Processing

Cloud Security: Infrastructure Security - Network level security, Host level security,

Application level security. Data security and Storage - Data privacy and security Issues,

Jurisdictional issues raised by Data location: Identity & Access Management, Access

Control, Trust, Reputation, Risk, Authentication in cloud computing, Client access in cloud,

Cloud contracting Model, Commercial and business considerations

Page 145: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 145 of 195

List of Project

1. Implement application using NoSQL

2. Implement application using Map-Reduce

3. Implement SaaS application and host it on Cloud Platform

Text Books: 1. Judith Hurwitz, R.Bloor, M.Kanfman, F.Halper, “Cloud Computing for Dummies”, Wiley India. 2. Ronald Krutz and Russell Dean Vines, “Cloud Security”, Wiley-India

Reference Books:

1. Barrie Sosinsky, “Cloud Computing Bible”, Wiley India 2. Antohy T Velte, et.al, “Cloud Computing : A Practical Approach”, McGraw Hill. 3. McGraw Hill, “Cloud Computing”, Que Publishing.

Course Outcomes:

The student will be able to –

1. Illustrate the architecture and infrastructure of cloud computing, including SaaS, PaaS,

IaaS, public cloud, private cloud, hybrid cloud, etc.

2. Investigate the resource virtualization technique for a given business case

3. Choose the appropriate file system and database for a given business case

4. Develop a algorithm for a given business case using Map-Reduce model

5. Build a SaaS solution for a real world problem with collaborative efforts

6. Identify the challenges in Cloud Management and Cloud Security

Page 146: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 146 of 195

FF No. : 654

CS422THP: Distributed Computing

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction (8 Hours)

Introduction to Distributed Systems, Motivation, Examples of Distributed Systems, Design

issues, Hardware and Software Concepts, Applications.

System models: Introduction, Architectural Model, Fundamental Models.

Introduction to Hadoop/MapReduce.

Unit 2: Communication (8 Hours)

Interprocess Communication: Communication primitives: Blocking/non-blocking,

Synchronous/Asynchronous primitives, Message Oriented Communication, Stream Oriented

Communication.

RPC: RPC Model, Transparencies in RPC, Implementation, Stub Generation, RPC

Messages, Server Management, Call Semantics, Communication Protocols.

Distributed Objects: Remote Method Invocation, Java RMI

Unit 3: Synchronization (6 Hours)

Time and Global States: Clock Synchronization, Logical Clocks, Scalar time, Vector time,

Global State.

Election Algorithm: Bully Algorithm, Ring Algorithm.

Mutual Exclusion: Requirements, Performance metrics, Centralized algorithm, Lamport’s

algorithm, Distributed algorithm, Token Ring algorithm.

Unit 4: Distributed Transaction and Deadlock (6 Hours)

Distributed Transaction: Transaction Model, Classification, Implementation, Concurrency

Control: Serializability, 2 Phase Locking, Strict 2 PL, Distributed Commit: 2 Phase Commit,

Recovery.

Distributed Deadlock: Avoidance, Prevention, Detection: Classification of distributed

deadlock detection algorithms, Centralized Approach, Hierarchical Approach, WFG Based

Fully Distributed, Deadlock Recovery

Unit 5: Fault Tolerance (7 Hours)

Introduction to Fault Tolerance, Failure Models, Failure Masking by Redundancy: Triple

Modular Redundancy.

Process Resilience: Design Issues, Failure Masking and Replication, Agreement in Faulty

Systems: Two Army Problem, Byzantine Generals Problem.

Reliable Client Server Communication, Reliable Group Communication.

Unit 6: Distributed Shared Memory (5 Hours)

Page 147: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 147 of 195

Introduction, Advantages, Disadvantages, Architecture of DSM Systems, Design and

Implementation issues of DSM: Granularity, Structure of Shared Memory Space, Memory

Consistency Models, Replacement Strategies, Thrashing.

Case study: Google File System

List of Project areas:

1. Design client-server application using Java RMI/RPC.

2. Develop solution for Clock Synchronization, Election Algorithm and Mutual Exclusion in

Distributed system.

3. Implementation of different deadlock detection algorithms in Distributed system.

Text Books: 1. Andrew S. Tanenbaum & Maarten Van Steen; “Distributed Systems Principles and Paradigms”; 5th Edition, Prentice Hall India. 2. Ajay Kshemkalyani, Mukesh Singhal; “Distributed Computing: Principles, Algorithms, and Systems”; 2008, Cambridge University Press.

Reference Books:

1. Pradeep K. Sinha; “Distributed Operating Systems Concepts and Design;1997, Prentice Hall India.

2. George Coulouris, Jean Dollimore & Tim Kindberg; “Distributed Systems – Concepts and Design”; 5th Edition, Addison-Wesley. 3. Mukesh Singhal, Niranjan G. Shivaratri; “Advanced Concepts In Operating Systems”,2001, McGrawHill. 4. M. L. Liu ;“Distributed Computing: Principles and Applications”;2004, Addison-Wesley.

Course Outcomes:

The student will be able to –

1. Identify the basic principles, design issues and architectural aspects of distributed systems.

2. Analyze the different techniques used for Communication in distributed system.

3. Develop the solutions for Clock synchronization, Mutual exclusion in distributed system.

4. Construct an optimal and cost-effective solution for Distributed transaction and Deadlock.

5. Use and apply important methods in distributed systems to support Scalability and Fault

tolerance.

6. Gain knowledge on Distributed File System and design issues of Distributed Shared

Memory.

Page 148: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 148 of 195

FF No. : 654

CS423THP: Ubiquitous Computing

Credits: 4 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction to Ubiquitous Computing (7 Hours)

Concept of Distributed Computing, Mobile Computing, Pervasive Computing, Wearable

Computing, Modeling the Key Ubiquitous/Pervasive Computing Properties, Mobile

Adaptive Computing , Mobility Management and Caching.

Unit 2: Pervasive Computing Devices (7 Hours)

Smart Environment: CPI and CCI Smart Devices: Application and Requirements, Device

Technology and Connectivity, Human Computer Interaction.

Unit 3: Human Computer Interaction (6 Hours)

Explicit HCI, Implicit HCI, User Interface and Interaction for four hand-held widely used

devices, Hidden UI via basic smart devices, Hidden UI via wearable and Implanted devices,

Human centered design, user models.

Unit 4: Middleware for Pervasive Computing (6 Hours)

Adaptive middleware, Context aware middleware, Mobile middleware, Service

Discovery, Mobile Agents.

Unit 5: Security in Pervasive Computing (7 Hours)

Security and Privacy in Pervasive Networks, Experimental Comparison of

Collaborative Defense Strategies for Network Security.

Unit 6: Challenges and Outlook (7 Hours)

Overview of challenges, smart devices, Smart Interaction, Smart physical environment

device interaction, Smart human-device interaction, Human Intelligence versus machine

intelligence, social issues.

Case Study- Wearable Computing/ Cyber Physical System.

List of Project areas:

1. Context-aware computing

2. Proactive computing

3. Mobile and real-time data/media management

4. Multimedia data and sensing dissemination

5. Mobility management

6. Location-dependent query processing, and positioning.

Text Books:

Page 149: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 149 of 195

1. Stefan Poslad, “Ubiquitous Computing, Smart devices, environment and interaction,” Wiley.

2. Frank Adelstein, Sandeep Gupta, Golden Richard III, Loren Schwiebert, “Fundamentals of

Mobile and Pervasive Computing,” Tata McGraw Hills.

Reference Books: (As per IEEE format) 1. Jochen Burkhardt, Horst Henn, Stefan Hepper, Klaus Rindtor, Thomas Schaeck,

“Pervasive Computing,” Pearson, Eighteenth Impression, 2014.

Course Outcomes:

The student will be able to –

1. Describe the characteristics of pervasive computing applications including the basic

computing application problems, performance objectives and quality of services,

major system components and architectures of the systems.

2. Analyze the strengths, problems and limitations of the current tools, devices and

communications for pervasive computing systems.

3. Recognize the different ways that humans will interact with systems in a ubiquitous

environment and account for these accordingly

4. List and exemplify the key technologies involved in the development Ubicomp

systems

5. Develop an attitude to identify and propose solutions for security and privacy issues.

6. Explore the trends and problems of current pervasive computing systems using

examples.

Page 150: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 150 of 195

FF No. : 654

CS425THP: GEOGRAPHICAL INFORMATION SYSTEMS

Credits: 4 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: GIS and Maps (6 Hours)

Fundamentals of GIS: Roots of GIS, Overview of Information System, Four Ms, GIS

Definition and Terminology, GIS Queries, GIS Architecture, Models of GIS, Framework for

GIS, GIS Categories, Levels/Scales of Measurement. Map Language: Map as a Model,

Classification of Maps, Spatial Referencing System, Map Projections, Commonly Used Map

Projections, Grid Systems, Computer in Map Production, Digital Database in a GIS, Linkage

of GIS to Remote Sensing

Unit 2: Remote Sensing Fundamentals (7 Hours)

Remote Sensing - Basic Principles: Electromagnetic Remote Sensing, Energy Sources,

Energy Interactions with Earth’s Surface Materials, Microwave Remote Sensing: Radar

Principle, Factors affecting Microwave Measurements, Radar Wavebands, SLAR Systems,

Interpreting SAR Images, Geometrical Characteristics. Remote Sensing Platform and

Sensors: Satellite System Parameters, Sensor Parameters, Imaging Sensor Systems, Earth

Resources Satellites, Meteorological Satellites.

Unit 3: Image Processing (7 Hours)

Digital Image Processing: Basic Character of Digital Images, Preprocessing, Registration,

Enhancement, Spatial Filtering, Transformations, Classification, Image Classification and

GIS. Visual Image Interpretation: Types of Pictorial Data Products, Image Interpretation

Strategy, Image Interpretation Process, Overview of Image Interpretation Equipments.

Unit 4: Spatial Data Modeling and Management (7 Hours)

Spatial Data Modeling: Stages of GIS Data Modeling, Graphic Representation of Spatial

Data, Raster GIS Models, Vector GIS Models, GIS Data Management: Database

Management Systems, GIS Data File Management, Database Models, Storage of GIS Data

Object based Data Models, Temporal Topology, Organizational Strategy of DBMS in GIS.

Unit 5: Data Input, Quality and Analysis (7 Hours)

Data Input and Editing: The Data Stream, Data Input Models, Data Input Methods, GPS for

GIS Data Capture, Data Editing. Data Quality Issues: Components of Data Quality,

Accuracy, Precision and Resolution, Consistency, Completeness, Sources of Error in GIS,

GIS Output, Modeling Errors and Error Evaluation. Data Analysis and Modeling: Format

Conversion, Data Medium Conversion, Spatial Measurement Methods, Buffering

Techniques, Overlay Analysis, Modeling Surfaces.

Unit 6: GIS Applications (6 Hours)

Page 151: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 151 of 195

Urbanization, Defense, Weather-forecasting, Agriculture, Transportation, Forestry, Natural

disasters, Tourism, Energy management, Water resource management, Animal welfare,

Healthcare etc.

List of Project areas:

1. Prepare a map for the selected geographical area as per topological survey

2. Design a spatial database for the entities related with a geographical area specified in

above map.

3. Study the connectivity of maps with spatial databases.

4. Analyze a case study of any GIS application of your choice.

5. Prepare a presentation on any latest GIS technology / technique / software / hardware.

Text Books:

1. “Remote Sensing and Geographical Information Systems”, M. Anji Reddy B S Publications, Second Edition, 2006

2. “Introduction to Geographic information systems”, Kang-Tsung Chang, Tata-McGraw-Hill Publications, Third edition, 2006. ISBN: 978-0073101712.

Reference Books:

1. “Principles of Geographical Information Systems”, Peter A Burroughs and McDonnell, Oxford University Press, 1998. ISBN 978-0198233657.

2. “The GIS Book”, George B Korte, Onward press (Thomson Learning), 5th Edition, 2001. ISBN 81-7800-112-8.

Course Outcomes:

The student will be able to – 1. Differentiate among map projections for geographical areas

2. Design spatial data model for geographical area encompassing related entities

3. Create database for geographical area encompassing related entities using GIS software

4. Propose effective remote sensing based solutions addressing requirements in domains such as

urban planning, weather forecasting, defense and land management

5. Display the impact of data processes such as data input, quality, analysis and output in GIS

applications

6. Build skill set required for responsible positions such as GIS Analyst, GIS Technician and GIS

Specialist

Page 152: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 152 of 195

FF No. : 654

CS427THP: Enterprise Systems(TPL)

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Business Process Management ( 7Hrs )

Business Process Modeling Foundation: Conceptual Model and Terminology, Abstraction

Concepts, From Business Functions to Business Processes, Activity Models and Activity

Instances , Process Models and Process Instances , Process Interactions, Modeling Process

Data /Organization / Operation, Business Process Flexibility

Process Orchestrations: Control Flow Patterns, Workflow Nets, Business Process Modeling

Notation

Process Choreographies: Motivation and Terminology, Development Phases, Process

Choreography Design and Implementation, Service Interaction Patterns

Properties of Business Processes: Data Dependencies, Structural Soundness, Soundness,

Relaxed Soundness, Weak Soundness, Lazy Soundness, Soundness Criteria Overview

Petri Nets, Event-driven Process Chains, Yet Another Workflow Language (YAWL), Graph-

Based Workflow Language

Unit 2: SOA Fundamentals ( 7Hrs )

Service-Oriented Computing and SOA , Introduction to Service-Oriented Computing, The

Evolution of SOA, Principles of Service-Orientation, Goals and Benefits of Service-Oriented

Computing, Service-Orientation, Problems Solved by Service-Orientation, Challenges

Introduced by Service-Orientation, Effects of Service-Orientation on the Enterprise, Origins

and Influences of Service-Orientation, Understanding Design Principles, Principle Profiles,

Design Pattern References, Principles and Design Granularity

Service Contracts (Standardization and Design): Contracts principles, Types of Service

Contract Standardization, Contracts and Service Design, Versioning, Technology /

Development Tool Dependencies

Service Coupling (Intra-Service and Consumer Dependencies): Coupling principles, Service

Contract Coupling Types, Service Consumer Coupling Types, Service Loose Coupling and

Service Design, Enterprise Service Bus, Web Services and Primitive SOA, Web Services

and Contemporary SOA, Service Layers

Unit 3: SOA Design Principles ( 7Hrs )

Service Abstraction (Information Hiding and Meta Abstraction Types): Abstraction

principles, Types of Meta Abstraction, Measuring Service Abstraction, Service Abstraction

and Service Design, Risks Associated with Service Abstraction

Service Reusability (Commercial and Agnostic Design): Reuse Principle, Service Reuse in

SOA, Service Reusability and Service Design

Page 153: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 153 of 195

Service Autonomy (Processing Boundaries and Control): Autonomy Principle, Types of

Service Autonomy, Measuring Service Autonomy, Service Contract Autonomy (services

with normalized contracts) Autonomy and Service Design

Service Statelessness (State Management Deferral and Stateless Design): State

Management, Measuring Service Statelessness, Statelessness and Service Design

SOA Delivery Strategies, Service-Oriented Analysis: Introduction, Service Modeling,

Service-Oriented Design: Introduction, SOA Composition Guidelines), Service Design,

Importance of WSDL, SOAP, The use of registries via UDDI

Unit 4: SOA Technology and Implementation ( 7Hrs )

Service Discoverability (Interpretability and Communication): Discoverability, Types of

Discovery and Discoverability, Measuring Service Discoverability, Discoverability and

Service

Service Composability (Composition Member Design and Complex Compositions):

Composition, Composition Concepts and Terminology, Complex Service Composition,

Measuring Service Composability and Composition Effectiveness Potential, Composition

and Service Design, Service-Orientation and Object-Orientation, Mapping Service-

Orientation Principles to Strategic Goals, SOA Platforms, SOA support in .NET and J2EE

platforms

Unit 5: Enterprise Architecture ( 7Hrs )

Introduction to Enterprise Architecture, State of the Art and Foundations of Enterprise

Architecture, Communication of Enterprise Architecture, Language for Enterprise

Modeling, Viewpoints and Visualization, Architecture Analysis, Architecture Alignment,

Tool Support, Domain-Driven Architecture, Resource-Oriented Architecture, Defining EAI,

The EAI Process, Data-Level EAI, Application Interface-Level EAI, Method-Level EAI,

User Interface-Level EAI, EAI Inrteroperability

Unit 6: Enterprise Architecture Frameworks ( 7Hrs )

The Open Group Architecture Framework (TOGAF), Zachman Enterprise Architecture

Framework, Extended Enterprise Architecture Framework (E2AF), Enterprise Architecture

Planning (EAP), Federal Enterprise Architecture Framework (FEAF), Treasury Enterprise

Architecture Framework (TEAF), Capgemini’s Integrated Architecture Framework (IAF),

Joint Technical Architecture (JTA), Command, Control, Communications, Computers,

Intelligence, Surveillance, and Reconnaissance, (C4ISR) and DoDAF, Department of

Defense Technical Reference Model (DoD TRM), Technical Architecture Framework for

Information Management (TAFIM), Computer Integrated Manufacturing Open System

Architecture (CIMOSA), Purdue Enterprise Reference Architecture (PERA), Standards and

Architecture for eGovernment Applications (SAGA), IEEE Std 1471-2000 IEEE

Recommended Practice for Architectural Description

List of Practical:

Page 154: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 154 of 195

1. To narrate concise Requirement Definition Document and System Requirements

Specification Document for target system with reference to the IEEE 610.12.1990

Standard guidelines clearly indicating the requirements considerations.

2. To decompose and organize the problem domain area into broad subject areas and

identify the boundaries of problem/system along with identification of Business

Processes and develop full detail Business Process diagrams.

3. To develop Domain-driven vocabulary of the target system indicating domain lexicon

and context-based terminologies.

4. To identify and categorize the target system services with detailed service

specifications modeled with component diagram incorporating appropriate

architectural style and coupling.

5. To design the service layers and tiers modeled with deployment diagram

accommodating abstraction, autonomy, statelessness and reuse.

6. To map the service levels and primitives to appropriate Strategies for data processing

using XML / XQuery/ JSON / JAXB.

7. To produce, invoke, compose Web Services using SOAP, WSDL and UDDI.

8. To implement and integrate the components of the target system using .NET / J2EE

platforms adhering to Service specifications.

9. To create the balanced scorecard for the target system indicating the standards and

principles applied.

Text Books:

1. Mathias Weske, Business Process Management, Concepts, Languages, Architectures, ISBN 978-3-540-73521-2 Springer Berlin Heidelberg New York, 2007

2. Thomas Erl, Service-Oriented Architecture: Concepts, Technology, and Design. ISBN: 0-13-185858-0, Publisher: Prentice Hall PTR, 2005

Reference Books :

1. Thomas Erl, SOA Principles of Service Design, Pearson Education, Inc., ISBN 0-13-234482-3, 2007

2. Eric A. Marks, Michael Bell., Executive’s guide to service-oriented architecture, John Wiley & Sons, Inc.ISBN-13: 978-0-471-76894-4, 2006

3. Daniel Minoli, Enterprise Architecture A to Z, Frameworks, Business Process Modeling, SOA, and Infrastructure Technology, Auerbach Publications, Taylor & Francis Group, ISBN 978-0-8493-8517-9, 2008

4. SetragKhoshafian, Service Oriented Enterprises, Auerbach Publications, Taylor & Francis Group, ISBN 0-8493-5360-2, 2007

5. Mike Rosen, Boris Lublinsky, Kevin T. Smith, Marc J. Balcer, Applied SOA: Service-Oriented Architecture and Design Strategies, Wiley Publishing, Inc., ISBN: 978-0-470-22365-9, 2008

Page 155: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 155 of 195

6. Marc Lankhorst et al., Enterprise Architecture at Work, Modelling, Communication and Analysis, Second Edition, ISBN 978-3-642-01309-6, Springer-Verlag Berlin Heidelberg 2009

7. David S. Linthicum,Enterprise Application Integration, Addison-Wesley Professional 2003, ISBN-10: 1402052626

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Model business requirements and business processes using BPMN 2.0 standard

encompassing Process Orchestrations and Choreographies.

2. Discover the set of services with composite services creation and designing services

to facilitate integration and understand interrelationships among SOA, Web Services,

OOD and IT infrastructure.

3. Explore the concepts, guidelines and technology for service orchestration to integrate

a Business Process Management Solution in an Enterprise SOA in societal context.

4. Prepare well-formed specifications and reports for service composition and delivery

to the stakeholders.

5. Understand case studies and lessons learned with utilization of Enterprise

Architecture Integration and Frameworks knowledge towards planning and

implementing complex enterprise projects.

6. Create sustainable Enterprise System design supported by enterprise modelling,

architecture analysis and alignment.

Page 156: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 156 of 195

FF No. : 654

CS428THP: Machine Vision and Pattern Recognition.

Credits: 4 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Digital Image Formation and low-level processing ( 7 Hours)

Overview and State-of-the-art, Fundamentals of Image Formation, Image Acquisition,

Sampling, Quantization, Difference in Monochrome and Multichrome imaging, concept of

color spaces Transformation: Orthogonal, Euclidean, Affine, Projective, etc; Fourier

Transform, Convolution and Filtering, Image Enhancement, Histogram Processing.

Unit 2: Feature Extraction and Image Segmentation ( 7 Hours)

Edges - Canny, Line detectors (Hough Transform), Corners - Harris and Hessian Affine,

Orientation Histogram, SIFT,Scale-Space Analysis- Image Pyramids and Gaussian

derivative filters, Gabor Filters and DWT.

Region Growing, Edge Based approaches to segmentation, Segmentation by Graph-

Theoretic Clustering, Mean-Shift mode finding, Texture Segmentation; Active contours.

Unit 3: 3D vision. Geometry (6 Hours)

3D vision tasks, Basics of projective geometry, A single perspective camera, Scene

reconstruction from multiple views, Two cameras, stereopsis, Three cameras and trifocal

tensor, Shape from X, Full 3D objects, 3D model-based vision, 2D view-based

representations of a 3D scene.

Unit 4: Motion analysis (6 Hours)

Differential motion analysis methods, Optical flow: Optical flow computation, Global and

local optical flow estimation, Combined local-global optical flow estimation, Optical flow in

motion analysis, Analysis based on correspondence of interest points, Detection of specific

motion patterns, Video tracking: Background modeling, Kernel-based tracking, Object path

analysis, Motion models to aid tracking, Kalman filters, Particle filters.

.

Unit 5: Probability and Bayesian decision theory (7 Hours)

Basics of probability and Distribution, Pattern recognition systems, design cycle, learning

and adaptation. Case studies of Pattern recognition ,Statistical and syntactic pattern

recognition, Classification problem, classification error, Bayes minimum error classifier,

Bayes minimum risk classifier, discriminent functions and decision surfaces.

multidimensional case for distributions

Unit 6: Parametric estimation and unsupervised learning (7 Hours)

Parametric estimation of probability density functions, non parametric estimation of

probability density functions, Parzen windows, k-nearest neighbor classifier .Properties of

linear classifiers, linearly separable training samples, perceptron criterion and algorithm,

minimum squared error criterion, Fisher‟s linear discriminant function, Unsupervised learning & Clustering, Stages in clustering.

Page 157: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 157 of 195

List of Project areas:

1. Object recognition

2. Object Tracking

3. Video Analytics

4. Image Enhancement

5. 3D object modeling

Text Books:

1. Gonzalez, Woods ,”Digital Image Processing,”, 2nd edition, PHI.

2. D. A. Forsyth, J. Ponce,”Computer Vision: A Modern Approach,” Pearson

Education, 2003.

3. Milan Sonka ,”Image Processing, Analysis & Machine Vision,”Thomson Publication.

4. Theodoridis, Koutrombas ,“Introduction to Pattern Recognition,” 3 rd Edition

Academic Press.

Reference Books: (As per IEEE format)

1. Richard Szeliski, Computer Vision: Algorithms and Applications, Springer-Verlag

London Limited 2011.

2. R.O.Duda, P.E. Hart, G.G.Stork ,“Pattern Classification,” John Wiley and sons, 2004

Course Outcomes:

The student will be able to –

1. Perform low level image processing operations

2. Identify feature vectors for object detection purpose.

3. Apply the principles of projective geometry for 3D scene construction

4. Analyze the frame sequence to track the region of interest or event.

5. Apply probability theory to estimate classifier performance.

6. Describe the principles of parametric and non parametric classification methods.

Page 158: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 158 of 195

FF No. : 654

CS429THP: Information Retrieval

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction (5 Hours) Introduction, Definition, Objectives, Search and Browse Capabilities; A Formal Document

Representation, Characterization of IR Models Text operations, Pre- processing,

Porter's Stemming Algorithm, term weighting techniques, Zipf's law, Heap's law

Unit 2: Information Retrieval Models (7 Hours) Boolean Retrieval, Extended Boolean Models, Vector Space Model, Probabilistic Model,

Naive Bayes, Text Classification, Document and Term Clustering, Flat and Hierarchical

Clustering, Matrix Decomposition, Latent Semantic Indexing, Bayesian Model, Models for

Browsing.

Unit 3: Query Processing and Retrieval Evaluation (7 Hours) Digital libraries, Morphological, Lexical Analysis, Thesaurus Construction, Ontology.

Retrieval Performance, Evaluation Measures for Ranked and Unranked Results Query

Languages, Structural Queries, Relevance Feedback, Query Expansion

Unit 4: Indexing and Searching (7 Hours) Automatic Indexing, Inverted Files, Fast Inversion (FAST-INV) Algorithm, Signature Files,

Partitioning, Tries, Suffix Trees and Suffix Arrays, PAT Tree, Distributed Indexing, Index

Compression.

Unit 5: Parallel, Distributed IR and Web Searching (7 Hours) Parallel IR, Distributed IR, Index Construction. Search Engines, Browsing, Metasearchers,

Searching using Hyperlinks, Crawling, Link Analysis, Architectures(Agents, Buses,

Wrappers/Mediators) , PageRank Algorithm, HillTop Algorithm

Unit 6: Multimedia IR (7 Hours) Multimedia Data Modeling, Query Languages, A Generic Multimedia Indexing (GEMINI)

Approach, One Dimensional Time Series, Two Dimensional Color Images, Automatic

Feature Extraction, Operations on images, Motion detection, Object recognition,

Automatic image annotation and retrieval, Audio, Graph, Video Retrieval Hashing

Algorithms, Image Features and Similarity Functions

List of Project areas: (For THP, TLP courses)

1. Text preprocessing

Page 159: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 159 of 195

2. Building index structures

3 Query processing

4 Text search & ranking score

Text Books: 1. Ricardo Baeza-Yates, Berthier Ribeiro-Neto, “Modern Information Retrieval: the concepts and technology behind search”, Second Edition, Pearson Education India 2. Christopher D. Manning, Prabhakar Raghavan and Hinrich Schütze, “Introduction to Information Retrieval”, Cambridge University Press

Reference Books: 1. Gerald Kowalski, Mark Maybury, “Information Storage and Retrieval Systems: Theory and Implementation”, Springer Pvt. Ltd., 2006 2. William Frakes, Ricardo Baeza-Yates, “Information Retrieval: Data Structures & Algorithms”, Pearson Education, 2008 3. C. J. Van Rijsbergen, “Information Retrieval”, Information Retrieval Group, University of Glasgow

Course Outcomes: The student will be able to –

1. Apply text operations for formal document representation

2. Describe various information retrieval system architectures and models

3. Validate retrieval performance of an information retrieval system

4. Construct indexes using suitable techniques

5. Apply sequential search and pattern matching techniques

6. Illustrate working of parallel, distributed and multimedia information retrieval system

Page 160: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 160 of 195

FF No. : 654

CS433THP:: Internet of Things

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction of Internet of Things (7 Hours)

Things in IoT, Characteristics of IoT, IoT Enabling technologies: WSN, Cloud

Computing, Big Data Analytics, Communication protocols , Embedded systems, IoT vs

M2M. IoT Smart-X applications: Home Automataion, Cities, Environment, Energy,

Logistics, Agriculture, Industry, Health & Lifestyle,

Unit 2: Embedded suite for IoT (7 Hours)

Physical device – Raspberry Pi Interfaces, Hardware requirement of Pi, Connecting

remotely to the Raspberry Pi over the network using VNC, Image processing using

Raspberry Pi, GPIO Basics, Controlling GPIO Outputs Using a Web Interface,– Programming

, APIs / Packages, Arduino Interfaces, Beagle bone Interfaces,

Unit 3: Wireless Technologies For Iot (7 Hours)

Protocol Standardization for IoT , M2M and WSN Protocols, RFID Protocols &

NFC protocols, Issues with IoT Standardization ,Unified Data Standards ,Protocols – IEEE

802.15.4, Zigbee, IPv6 technologies for the IoT, IPv6 over low-power WPAN (6LoWPAN)

Unit 4: Cloud Analytics (6 Hours)

Introduction to cloud computing, Role of Cloud Computing in IoT, Cloud-to-Device

Connectivity, View of IoT– Ubiquitous IoT Applications, Introduction to Cloud Storage

models and communication APIs Web server – Web server for IoT, Python web application

framework , Designing a RESTful web API

Unit 5: Resource Management In The Internet Of Things (7 Hours)

Clustering, Software Agents, Clustering Principles in an Internet of Things

Architecture, Design Guidelines, and Software Agents for Object Representation, Data

Synchronization.

Identity portrayal, Identity management, various identity management models: Local,

Network, Federated and global web identity, user-centric identity management, device

centric identity management and hybrid-identity management

Unit 6: Internet of things Challenges (6 Hours)

Vulnerabilities of IoT, Security, Privacy & Trust for IoT, Security requirements,

Threat analysis, Use cases and misuse cases,

Page 161: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 161 of 195

IoT Challenges: Mobility, Reliability, Scalability, Management, Availability,

Interoperability, Resource Optimization & cost efficiency, Infrastructure Configuration &

reconfiguration, IoT Overarching Challenges, Cloud data management, cloud data

monitoring, Cloud data Exchange,

Text Books:

1. Arshdeep Bahga, Vijay Madisetti, “Internet of Things – A hands-on approach”,

Universities Press, 2015.

2. Dr. Ovidiu Vermesan, Dr. Peter Friess, “Internet of Things: Converging Technologies for

Smart Environments and Integrated Ecosystems”, River Publishers, ISBN-10: 8792982735

Reference Books:

1. Marco Schwartz, “Internet of Things with the Arduino Yun”, Packt Publishing, 2014.

2. Daniel Minoli John Wiley & Sons ,Building the internet of things with ipv6 and mipv6,

The Evolving World of M2M Communications, ISBN: 978-1-118-47347-4

3. Cassimally, Hakim, “Designing the Internet of Things”, Wiley Publications, ISBN

10: 111843062X

Course Outcomes:

The student will be able to –

1. Learn the terminology, technology and its applications of IoT

2. Analyze Embedded suite widely used in IoT.

3 . Describe the concept of M2M with necessary protocols

4. Uunderstand the cloud storage for IoT applications.

5. Optimize resources for different IoT applications

6. Understand Real world IoT Design constraint

.

Page 162: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 162 of 195

FF No. : 654

CS434THP: Randomized and Approximation Algorithms

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1 (8 Hrs)

Basic probability theory Introduction to randomization in computation and some simple randomized algorithms.

Basic discrete probability theory: basic counting, definition of probability, examples,

independence of events, conditional probability, union bound, inclusion exclusion, Bayes’ rule, discrete random variables, expectation, variance, linearity of expectation, sum of

independent random variables, standard distributions (Bernoulli, Binomial, Geometric),

coupon collector problem, birthday paradox, probabilistic recurrences.

Uniform generation of combinatorial structures. Indicator random variables and their role in

algorithm analysis.

Unit 2 (5 Hrs)

Tail Inequalities and applications Moments and deviation, occupancy problem, Markov and Chebyshev inequalities and some

applications, randomized selection, weak law of large numbers, stable marriage problem and

principle of deferred decision, coupon collector problem and sharp threshold, Chernoff’s

bound and some applications, set balancing.

Unit 3 (6 Hrs)

Randomized Algorithms and Randomized Complexity Classes. Las Vegas and Monte-Carlo algorithms (with examples: randomized quick sort, Karger’s

min-cut algorithm). Basic complexity classes P, NP, RP, Co-RP, ZPP, BPP and their

interrelations, probability amplification in RP and BPP, randomness and nonuniformity,

Adleman’s theorem. Yao’s min-max principle and lower bound for randomized

computations.

Unit 4 Algebraic techniques (7 Hrs) Polynomial identity testing, Schwartz-Zippel lemma and applications (with examples

verifying matrix multiplication, testing equality of strings, perfect matching problem for

bipartite graphs), Mulmuley-Vazirani-Vazirani isolation lemma and application to matching

problem. Number theoretic algorithms (finding quadratic non-residues, primality testing),

introduction to probabilistic methods.

Unit 5 Markov Chains and Random Walks (7 Hrs) Markov chains: definition, representations, randomized algorithm for 2-SAT and 3-SAT,

classifying states of Markov chains, Gambler’s ruin, stationary distributions. Random walks

on undirected graphs, cover time, hitting time, commute time, graph connectivity, electrical

networks, introduction to expander graphs. Expanders and rapidly mixing random walks.

Page 163: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 163 of 195

Unit 6 Approximation Algorithms (7 Hrs) Introduction to approximation algorithms, NP-hard optimization problems, lower bounding

OPT, Review of approximation algorithm for vertex cover, TSP. Example of set-cover (

O(log n) factor approx-algorithm based on greedy strategy, layering), Shortest super-string

problem, Knapsack and FPTAS algorithms.

Linear programming based algorithms, LP relaxation, LP duality. LP rounding strategy and

primal-dual schema, set-cover and some other examples using LP based techniques,

maximum satisfiability.

Text Books: (As per IEEE format) 1. Motwani, Raghavan “Randomized Algorithms” ,Cambridge University Press, 2010, ISBN:

9780521613903

2. Mitzenmatcher, Upfal “Probability and Computing”, Cambridge University Press, 2005, ISBN:

9780521835404

3.Vazirani “Approximation Algorithms”, Springer-verlag, 2004, ISBN: 9783540653677

Reference Books: (As per IEEE format) 1. Kai Lai Chung “A course in probability theory.” ,Acp, 2008, ISBN: 9788181477156

2. William Feller ”An introduction to probability theory and its applications.” ,Wiley India Pvt

Ltd ISBN: 9788126518050

Course Outcomes: The student will be able to –

1. Solve problems based on the basic discrete probability and combinatorics

2. Design Las-Vegas, Monte-Carlo randomized algorithms for various computational

problems

3. Analyze time complexity and success probability of randomized algorithms using

random variables.

4. Illustrate application of tail inequalities in tight estimation of the success probability

and the time complexity of randomized algorithms

5. Explain role of advanced algebraic techniques such as Schwartz-Zippel Lemma,

Isolation Lemma, Markov chains and random walks on graphs in randomized

algorithms design

6. Design approximation algorithms for NP-complete problems using suitable paradigm

Page 164: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 164 of 195

FF No. : 654

CS435THP: MANAGEMENT INFORMATION SYSTEMS

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Foundations of Information Systems (6 Hours)

Introduction, Why Information Systems (IS)? IS Framework, System Concepts, Components

of IS, Major Roles of IS, Trends in IS, Major Types of IS– Transaction Processing Systems

(TPS), MIS, Decision Support Systems (DSS), etc. Organization Basic, Features of

Organizations, Models of Organizations, Competitive Strategy Concepts, Strategic Uses of

Information Technology, The Value Chain.

Unit 2: Manufacturing and Service Systems (7 Hours)

Functional Levels in Manufacturing Systems, Personnel Management, Financial

Management, Production Management, Material Management, Marketing Management, MIS

for Manufacturing Sector, Service Sector, Distinctive Services, Service Vs. Product, Service

Process Cycle and Analysis, Customer Service Design, MIS for Service Sector, Insurance

and Airline

Unit 3: e-Business (7 Hours)

Enterprise Resource Planning (ERP), Benefits and Challenges of ERP, Trends in ERP,

Supply Chain Management (SCM), The Role of SCM, Benefits and Challenges of SCM,

Trends in SCM, Customer Relationship Management (CRM), The Three Phases of CRM,

Benefits and Challenges of CRM, Trends in CRM, Electronic Commerce (e-Commerce),

Scope of e-Commerce, Essential e-Commerce Processes, Electronic Payment Processes,

B2C e-Commerce, B2B e-Commerce, Business Standards.

Unit 4: Information Systems for Decision Support (7 Hours) Business and Decision Support, Decision Making Process, Components of DSS, MIS, Difference

between DSS and MIS, Online Analytical Processing, Types of DSS, Using DSS, What-if

analysis, Sensitivity analysis, Goal-seeking analysis, Optimization analysis, Data Mining for

Decision Support, Executive Information Systems, Knowledge Management Systems, Group

Decision Support Systems (GDSS), Components of GDSS, Overview of a GDSS Meeting,

Expert Systems.

Unit 5: Challenges Ahead (7 Hours)

Introduction to Security and Ethical Challenges, Ethical Responsibility of Business

Professionals, Computer Crime, Hacking, Cyber Theft, Unauthorized Use at Work Software

Piracy, Piracy of Intellectual Property, Computer Viruses and Worms, Security Management,

Tools, Encryption, Firewalls, e-Mail Monitoring, Biometric Security, Disaster Recovery,

Fault Tolerant Systems, etc, Global Management of Information Technology, Cultural,

Political and Geo-economic Challenges, Global Business/IT Strategies.

Page 165: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 165 of 195

Unit 6: MIS Applications (6 Hours)

Financial accounting, Customer Relationship Management (CRM), Enterprise Resource

Planning (ERP) Systems, Electronic Medical Record (EMR) Systems, Geographical

Information Systems (GIS), Expert Systems.

List of Project areas:

1. Consider any organization from any sector. Study its organizational structure and

comment about it.

2. By giving examples, differentiate between operational, strategic and tactical level of

management process and its effect on design information system.

3. Identify and evaluate the design considerations for the given information system.

4. Study testing and quality assurance strategies.

5. Identify cases of computer crime, hacking, and cyber theft with respect to given

information system. Plan about how to avoid and deal with such kind of security threats.

Text Books:

1. “Management Information Systems: Managing Information Technology in the Business Enterprise”, James O'Brien, Tata McGraw-Hill Publishing Company Limited, 10th Edition, ISBN 0-07-058739-6.

2. “Management Information Systems”, Jawadekar Waman S, Tata McGraw-Hill Publishing Company Limited, ISBN 0-07-044575-3, 2nd Edition.

Reference Books:

1. “Management Information Systems”, Shajahan S, Priyadharshini R, New Age International, ISBN 81-224-1549-0.

2. “Management Information Systems”, Arora Ashok, Bhatia Akshaya, Excel Pub, ISBN 81-7446-188-4.

3. “Information Systems A management Perspective”, Alter Steven, Addison Wilsey, ISBN 0-201-35109-9, 3rd Edition.

4. “Information Systems For Modern Management”, Murdick R G, Ross J E, Claggett J R, Prentice Hall Of India, ISBN 81-203-0397-0, 3rd Edition.

Course Outcomes:

The student will be able to – 1. Estimate the functional complexities in manufacturing and/or service sectors for implementation

of Management Information Systems.

2. Design solutions differentiating management information systems based on their features and

applicability.

3. Initiate ethically responsible behaviour as a professional.

4. Build a set of professional skills required for responsible positions such as System Analyst,

Business Consultant and Information System Manager.

Page 166: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 166 of 195

5. Respond positively to cultural, political, economical and organizational challenges during

process of project management.

6. Follow required domain specific processes and standards for management information systems.

Page 167: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 167 of 195

FF No. : 654

CS439THP:Modeling and Simulations

Credits:4 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Process of Modeling and Simulation (6 hours)

What is M&S, Need for Abstraction, Relationship between modeling and simulation Process

of modeling: Problem identification and formulation, Real system data collection, Model

development, Validation, Experiment design, Simulation runs and Results interpretation.

Unit 2: Formal models and modeling techniques (7 hours)

Monte Carlo methods, Stochastic processes, Queuing theory: Little's Theoremand

applications, M/M/1 Queuing System, Petri nets, Game theory, State spaces and

transitions, Graph structures: directed graphs, trees, networks.

Unit 3: Discrete Event Simulation (7 hours)

Deterministic vs. stochastic simulation, Static vs. Dynamic Simulation,

Constructing dynamic stochastic simulation models, Time keeping, Event Scheduling,

State transition, Time driven and event driven models, Pseudo-random number

generation.

Unit 4: Agent-based simulation (7 hours)

Modeling Complex Systems, Agents, environments, ABMS: When and Why,

Agent based model design, Autonomous Agents, Agent Interaction, Topologies and

Neighborhoods, Tools for ABMS: Repast, Swarm, NetLogo.

Unit 5 : M&S Applications and Awareness (7 hours)

Application areas: optimization, decision making support, forecasting, safety considerations,

training and education.

ABMS Applications: Social networks, Organizations, Markets, Flows, Epidemiology,

Diffusion.

Unit 6: Advanced Topics (6 hours)

Model scalability, Virtual Reality, Virtual Worlds, Intro to Rare Event Simulation,

Intro to Parallel Discrete Event Simulation, PDES Challenges.

------------------------------------------------------------------------------------------------------------

Page 168: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 168 of 195

Text Books: 1. Discrete Event Simulation: A First Course, L. Leemis and S. Park, 2006, Prentice-Hall. 2. Agent-Based Models, Nigel Gilbert, 2008, SAGE Publications. 3. System Simulation and Modeling, Sankar Sengupta, 2013, Pearson Education. Reference Books:

1. Handbook of Simulation: Principles, Methodology, Advances, Applications, and Practice, J. Banks, 1998, John Wiley & Sons. 2. Parallel and Distributed Simulation Systems, Fujimoto R.M., 2000, John Wiley & Sons.

List of Projects:

1. Develop a simple deterministic simulation to determine the loan tenure for

Rs.X principal amount when the customer pays Rs.Y per month. Assume the fixed

interest rate of 10% per year.

2. Develop a Monte Carlo simulation model for profit estimation before introducing

a new product in the market. Consider the uncertainty in terms of sales, production

costs, competitive pricing and other market dynamics.

3. Develop a discrete event simulation of a typical fast-food restaurant. Restaurant

configuration, business factors and customer behavior factors should be tunable

parameters. (SimPy)

4. Agent based simulation : Marketing/Diffusion: Word of Mouth publicity,

Epidemiology: spread of disease. (NetLogo)

5. Develop a parallel discrete event simulation for a network of routers using conservative

event processing.

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Demonstrate the effectiveness of modeling and simulation at predicting

behavior/performance/problems of systems under development.

2. Develop a model for a given problem using appropriate modeling and simulation

technique/formalism.

3. Implement discrete event simulation models using general-purpose programming

languages or DES frameworks

4. Design an agent-based simulation model for a complex system.

5. Contribute towards increased utilization of modeling and simulation as a problem solving

approach for issues in governance and industry where it could be applied

6. Adapt to the changing needs of the organizations and individuals during the development

process.

Page 169: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 169 of 195

FF No. : 654

CS440THP::Data Acquisition System

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1 : Systems and Measurements ( 6 Hours )

Part A:Introduction to data acquisition system(DAS), Block Diagram of DAS, Multichannel

DAS, Generalized measurement system, Characteristics of measuring devices, accuracy,

precision, errors, linearity, hysteresis, threshold, repeatability, reliability calibration., Basic

concepts of feedback control system:- open loop and closed loop.

Unit 2 : Sensors and Signal Conditioning circuits ( 7 Hours )

Part AIntroduction to the sensors, Types of sensors: Temperature sensor (LM35,RTD,

Thermocouple), Light sensor(photodiode, optocoupler), Distance and range sensor

(IR,LVDT), Accelerometer sensor, Touch screen sensor. Signal conditioning circuits:

Analog and Digital, Opamp in signal conditioning circuits as amplifier.

Unit 3 : ARM Microcontroller ( 7 Hours )

Part A:Family Architecture, Block diagram, Features, Data / Programme Memory, Reg set,

Reg Bank, Special Function Registers, Data Memory, Programme Memory, Interrupt

Structure , Timer Prog ,Serial Port Prog , Misc Features.

Unit 4 : I/O interfacing & Bus Systems ( 6 Hours )

PartA: Introduction to the BUS System, Bus design issues, Synchronous Bus, Asynchronous

Bus, Bus Allocation, Bus Priority. Interfacing Buses:I2C, SPI ,CAN , SCADA and RS

232C .

Unit 5 : Relay Sequencer and Ladder diagrams ( 7Hours )

Introduction to the relay sequencer. Elements of Ladder Diagrams (limit, pressure, level,

thermal, mechanical switch) and examples based on ladder diagrams. Data Loggers.

Unit 6: Programmable Logic Controls ( 7 Hrs )

PartA:PLC : PLC block diagram and its function, PLC Operation: I/O scan mode, execution

mode, PLC Software Functions: Timer, accumulated timer, counters. Advantages of PLC

over Relay sequencer.

Project Domains:

1. Project based on signal conditioning circuit for sensors.

Page 170: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 170 of 195

2. Project based on temperature controller using LM35

3. Project based on IR sensor.

4. Project based on ARM controller and any sensor

5. Case study on PLC systems

Text Books:

1. “Process control instrumentation”, C.D. Johnson, Pearson education, ISBN-81-7758-

410-3, seventh edition.

2. “Opamp and linear integrated circuits”, Ramakant Gaikwad, PHI publication, ISBN-

9780132808682, 4th edition.

Reference Books :

1. “Instrumentation Devices and System”, Rangan, G .R. Sarma, V.S.V. Mani, Tata McGraw-Hill, ISBN-0-07-463350-3, 2nd Edition. 2. Microcontroller Handbook

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Define the characteristics of measuring devices for an instrument.

2. Identify the functioning of measuring devices in an industrial process.

3. Design elements of signal conditioning circuit that are necessary for sensors.

4. Describe the structural units of Microcontroller.

5. Interconnect devices using communication buses.

6. Develop programs for the process control systems using sensors.

Page 171: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 171 of 195

FF No. : 654

CS442THP: HUMAN COMPUTER INTERACTION

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction (6 Hours)

Human, Definition of Human Computer Interaction, Interdisciplinary Nature, Goals, Human

Factors, Measurable Factors – Learn ability, Speed, Efficiency, Satisfaction. Early Focus on

Users, Ergonomics, Usability, Types of Usability, User Interface (UI), Contexts - Web,

Business, Mobile, Gaming Applications, Categorization of Applications based on Human

Factors, Accessibility and Security.

Unit 2: Principles and Models (7 Hours)

Eight Golden Rules of Interface Design, Principles of Good Design, Faulty Designs, Miller’s

Principle, Norman’s Action Model, Gulf of Execution and Evaluation, Errors – Mistakes,

Slips, Lapses and Violations, Guidelines for Data Display, Guidelines for Data Entry,

Conceptual, Semantic, Syntactic and Lexical Model, Task Analysis, GOMS, Keystroke-

Level Model, User Persona, UI Standards and GUI Libraries.

Unit 3: Design Process and Interaction Styles (7 Hours)

Design, Three Pillars of Design, Process of Design, Ethnographic Observations, Contextual

Inquiry, Iterative Design, Participatory Design, Navigation Design, Visual Design, - Layout,

Color, Fonts, Labeling, LUCID, Scenarios, Interaction Styles - Direct Manipulation, Menu

Selection, Form-Filling, Commands, Natural Language, Internationalization, Interaction

Design Patterns.

Unit 4: Evaluation Techniques and Interface Categories (7 Hours)

Expert-based Evaluation, User-based Evaluation, Heuristic Evaluation, Cognitive

Walkthrough, Semiotic Analysis, Expert Reviews, Usability Testing, User Surveys,

Interviews, Think Aloud, Acceptance Tests, Statistical Methods, Touch Interfaces, Public

Place Interfaces, Wearable Interfaces, Tangible Interfaces, Intelligent Interfaces, Ubiquitous

and Context-Aware Interaction.

Unit 5: Documentation and Groupware (7 Hours)

Classification of Documents, Printed Manuals, Reading from Displays, Online Help,

Tutorial, Error / Warning Messages, Groupware, Goals / Dimensions of Cooperation,

Asynchronous Interactions, Synchronous Interactions, Online Communities,

Communityware

Unit 6: Miscellaneous (6 Hours)

Case Studies: Web Usability, Mobile Usability, Embedded Systems, Social Networking

Sites, Messengers, E-Governance Sites, Security Tools, e-Health applications

Page 172: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 172 of 195

List of Project areas:

1. Identify specialized users and related facilities for a selected product / system and make

necessary suggestions for its improved accessibility design.

2. Design user persona for the users of selected product / system.

3. Conduct a contextual inquiry for selected product / system.

4. Design an interface prototype for selected product / system.

5. Evaluate an interface using usability evaluation technique.

Text Books:

1. “Human-Computer Interaction”, Alan Dix, Janet Finlay, Gregory D. Abowd, Russell Beale, Pearson Education, ISBN 81- 297-0409-9, 3rd Edition.

2. “Designing the User Interface”, Ben Shneiderman, Pearson Education, ISBN 81-7808-262-4, 3rd Edition

Reference Books:

1. “The Design of Everyday Things”, Donald Norman, Basic Books, ISBN 100-465-06710-7, 2002 Edition

2. “The Essential Guide to User Interface Design”, Wilbert O. Galitz, Wiley-dreamtech India (P) Ltd., ISBN 81-265-0280-0, 2nd Edition.

3. “Human-Computer Interaction in the New Millennium”, John M. Carroll, Pearson Education, ISBN 81-7808-549-6.

Course Outcomes:

The student will be able to –

1. Identify human factors and usability issues related with computing applications

2. Differentiate computing applications into categories based on human factors

3. Design a user interface by applying suitable design principles, models and usability

guidelines

4. Integrate ethno-cultural and accessibility computing aspects into the user interface

design

5. Display the impact of usability evaluation and testing in computing applications

6. Follow required processes and standards while designing user interfaces

Page 173: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 173 of 195

FF No. : 654

Credits: 04 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit I (6Hours)

Overview of Parallel Processing

Parallelism in Uniprocessor system, Evolution of parallel processors, Architectural

Classification, Flynn’s, Fengs, handlers classification. Pipeline, Vector, Array,

Bernstein’s’ condition for parallelism, dependence graphs. Multicore architecture- GPU

processor and programming model.

Unit II (8Hours)

Pipeline Architecture

Principles and implementation of Pipelining, Classification of pipelining processors,

Arithmetic and Instruction pipelining, Instruction level parallelism (ILP) Pipelining hazards

and resolving techniques, Data forwarding. register renaming pipeline reservation table,

sequencing and collision, Branch problem, branch penalty .prediction. Delayed branching

Branch target buffer Advanced pipelining techniques, loop unrolling techniques,

Superscalar pipelining, speedup, in order, out of order execution, VLIW processor software

scheduling, Software pipelining

CS436THP:: ADVANCED COMPUTER ARCHITECTURE

Unit III (6 Hours)

Vector and Array Processor

Basic vector architecture, Issues in Vector Processing, Vector Instructions Register to

Register and Memory to Memory Architectures Vector performance, Vector Chaining

,Vector loops and recurrence vectorizers and optimizers, Cray I Cray Y-MP

SIMD Computer Organization : Distributed & shared memory model Processing

Element (PE) Masking and Data Routing Inter PE Communication

Interconnection networks of SIMD, Static Vs Dynamic network, Permutations, Shuffle

exchange, Bit reversal hyper cube ,mesh network, Iliac, omega, blocking, non

blocking networks.Compute Unified Device Architecture ( CUDA) Hardware ,

Memory, Thread model Parallel Algorithms For Array Processors: Matrix

Multiplication. Sorting on mesh, hypercube and CUDA Vectorization and

Parallelization methods

Unit IV

Page 174: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 174 of 195

Unit VI (6 Hours)

Parallel Software Issues

Operating systems for multiprocessors systems, software issues for multiprocessors

Message Passing Interface (MPI) Principles of Parallel Algorithm design:

Decomposition, tasks and Dependency graphs. Parallel language constructs.

Programming using message passing and shared memory paradigms (Sorting, searching,

matrix problems)

List of Project Areas-

Solving computational intensive problems using following technologies (At least Two)

OPEN MP

MPI

Using Thread libraries

NVIDIA GPU

Text Books

1. Kai Hwang, "Advanced Computer Architecture," Tata McGraw-Hill ISBN 0-07-113342-9

2. Kai Hwang, Faye A. Briggs, "Computer Architecture and Parallel Processing,” McGraw-Hill international Edition ISBN 007-066354-8.

3. V. Raja Raman, L Siva ram Murthy, "Parallel Computers Architecture and Programming," PHI ISBN 81-203-1621-5.

Reference Books: 1. DezsoSima, Fountain, Kacsuk, “Advanced Computer Architecture,” Pearson Education

Asia ISBN 981-4053-74-0. 2. Culler, Jasvinder Pal Singh , Gupta, “Parallel Computer Architecture,” Morgan

Kaufman (ELSVIER) ISBN 81-8147-189-X

Multiprocessor Architecture

UMA, NUMA, COMA MPP Processor. Loosely and Tightly coupled multiprocessors,

characteristics of multiprocessors & multiprocessing, Inter Processor communication

network, Time shared bus, Crossbar switch, Interleaved memories S access, C access.

Cache coherency and bus snooping and directory based protocols. Massively Parallel

Processors (MPP), Inter Processor Communication and Synchronization.

Unit V (6Hours)

Multithreaded Architecture

Latency hiding techniques, Principles of multithreading, Issues and solutions.

Multithreaded processors model, context switching policies. Blocked multithreading,

Interleaved multithreading, simultaneous multithreading.

Software multithreading, thread concept, lightweight process (LWP), bounded,

unbounded threads, thread management: thread scheduling & control by thread library &

kernel (State transition diagram).

Page 175: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 175 of 195

3. 3.Grama ,Gupta , Karypis, Vipin Kumar : “Introduction to Parallel Computing ,” Pearson learning ISBN 978-81-317-0807-1

Course Outcomes:

Students will be able to :

1. Understand the architecture of parallel processing

2. Describe the concept of Pipeline Architecture.

3. Acquaint the knowledge of Vector Architecture.

4. Explore the characteristics of multiprocessors & multiprocessing.

5. Study the basic techniques of multithreading.

6. Identify the software issues for multiprocessors.

Page 176: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 176 of 195

FF No. : 654

CS431THP: Machine Learning

Credits: 4 Teaching Scheme:

Theory: 3 Hours / Week

Project Based Lab: 2 Hours/Week

Unit 1: Introduction to Machine Learning (8 Hours)

Types of Learning: Supervised, Unsupervised, Reinforcement.

Learning System: Well posed learning problem, Designing a learning system, Issues in

machine learning.

Concept Learning: Concept Learning, General-to-Specific Ordering: Task, search, Find S

algorithm, Version space and the candidate elimination algorithm, List-then-eliminate

algorithm, inductive bias.

Unit 2: Decision Trees (5 Hours)

Decision Tree Learning: representation, Basic decision tree learning algorithm, Hypothesis

space, Issues in decision tree learning.

Unit 3: Machine Learning Algorithms (8 Hours)

SVM: Kernel functions, Linear SVM, Nonlinear SVM.

Hidden Markov model, Genetic algorithm, Regression analysis, Multivariable regression.

Unit 4: Clustering Algorithm and recurrent Networks (8 Hours)

k-means algorithm, k-nearest neighbor learning, weighted majority algorithm,

Hopefield Net, Hamming net, Maxnet, Kohonen self organizing map, Principal

component Analysis (PCA).

Unit 5: Bayesian Learning (6 Hours)

Bayes theorem, Maximum likelihood hypothesis, minimum description length principle,

Gibbs algorithm, Bayesian belief networks, Expectation maximization algorithm.

Unit 6: Evaluating and Validating Hypothesis (5 Hours)

Evaluating hypothesis accuracy, Sampling theory, Central limit theorem, hypothesis testing,

comparing learning algorithms.

Validation: Cross validation, Confusion matrix.

Page 177: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 177 of 195

List of Project areas:

1. Implement following learning algorithms on a Concept learning task.

a. Find-S algorithm

b. List-then-eliminate algorithm

c. Candidate Elimination algorithm

2. Apply the following machine learning algorithms on a dataset obtained from UCI ML

repository.

a. Support Vector Machine

b. Genetic algorithm

3. Apply the following clustering algorithms on a dataset obtained from UCI ML

repository.

a. K-means

b. PCA

Text Books 1. T. Mitchell, “ Machine Learning”, McGraw-Hill, 1997. 2. Anup Kumar Srivastava, Soft Computing, Alpha Science International limited. 2009.

Reference Books 1. Ethem Alpaydin, "Introduction to Machine Learning", MIT press, 2004. 2. Jacek M. Zurada, “Introduction to Artificial neural System”, JAICO publishing house,2002,.

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Demonstrate knowledge learning algorithms and concept learning through

implementation for sustainable solutions of applications.

2. Evaluate decision tree learning algorithms.

3. Analyze research based problems using Machine learning techniques.

4. Apply different clustering algorithms used in machine learning to generic datasets and

specific multidisciplinary domains.

5. Formulate a given problem within the Bayesian learning framework with focus on

building lifelong learning ability.

6. Evaluation of different algorithms on well formulated problems along with stating valid

conclusions that the evaluation support.

Page 178: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 178 of 195

FF No. : 654

CS452INT: SUMMER INTERNSHIP

Credits: 04 Teaching Scheme: - Hrs/Week

Students pursuing summerinternship should undergo a minimum 8 weeks training from a

reputed research organization or an IT industry.Students are required to present their work

upon successful completion of the internship.

Course Outcomes:

Upon completion of the course, engineering graduates will be able to

CO1 Analyse given problem statement

CO2 Create solutions to problems with the help of latest tools

CO3 Follow and maintain coding practices

CO4 Cope up with the dynamics of a diverse team

CO5 Adapt to changing work environments

CO6 Understand the importance of following technological guidelines and

standards

Page 179: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18 Page 179 of 195

OP

EN

EL

EC

TIV

E L

ist

Page 180: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

CS444TH:Mobile Computing

Credits:3 Teaching Scheme:Theory 3Hours / Week

Unit 1: Cellular Network (7 Hours) Personal Communication System (PCS), PCS Architecture, Why cellular networks?

Generations (1G,2G,3G,4G), Basic cellular system, Design Considerations: Cell, Cell

Clustering, Frequency allocation, System capacity and frequency re-use, Cell splitting , Co-

channel interference and its reduction factor. Types of non co-channel interference

Unit 2: GSM Communication (7 Hours) , Signal and signal propagation, GSM System Architecture: GSM Radio subsystem,

GSM Interfaces, GSM Identifiers, Logical Channels: Traffic Channels and Signaling

Channels, Network and switching subsystem, Operation subsystem. GSM channels, GSM

protocol architecture, Location tracking and call setup, Security, Data services N/W

signaling

Unit 3: Cellular Bearer Services (7 Hours) SMS architecture protocol, Hierarchy, Voice and Video services for mobile

networks.. Data Support Services: Paging systems, CDPD GPRS, WLL, DECT, EDGE,

UMTS, HSPA, HSPA+, W-CDMA, CDMA-2000, LTE, 1xRTT, EV-DO

Unit 4: Handoff in Cellular Networks (6 Hours) Handoff- Initialization of handoff, Delaying handoff, Forcing handoff, Power

different handoff. Mobile assisted handoff, Intersystem handoff. Hard and Soft Handoff.

Unit 5: Network & Transport layer in Cellular Networks (7 Hours) Mobile Network layer: Mobile IP, Mobile node, IP packet delivery, Agent discovery,

Registration, Tunneling and encapsulation, Mobile ad-hoc networks. Mobile Transport layer:

Traditional TCP, Indirect TCP, Snooping TCP, Mobile TCP, Fast retransmit/recovery,

Transmission/time-out freezing, Selective retransmission, Transaction-oriented TCP. TCP

over 2.5/3G/4G wireless networks.

Unit 6: Mobile Databases (6 Hours) Database hoarding, Data caching, Data cache and web cache maintenance in mobile

environments, Client-Server computing and adaptation, Query processing, Data recovery

process, Issues relating to quality of service, Digital audio broadcasting: DAB System, DAB

objects, Object transfer protocol, DVB: DVB system.

Text Books:

1. “Mobile Communications”, Jochen Schiller, 2nd edition, Pearson education, ISBN- 81-297-0350-5 2. “Mobile Communication”, G.K.Behera, Lopamudra Das, Scitech publications,ISBN -9788183711791 3. “Professional Android™ Application Development”, Published by Wiley Publishing, Inc.10475

Crosspoint Boulevard Indianapolis, IN 46256, ISBN: 978-0-470-34471-2, 2009 4. “Pro Android 4”, Published by Apress,Satya Komatineni, Dave MacLean,ISBN 978-1-4302-3930-7,

2012

Page 181: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

Reference Books: (As per IEEE format)

1. “Wireless and Mobile Network Architectures”, Yi-Bing Lin, Imrich Chlamtac, Wiley publication, ISBN-9971-51-366-8

2. “Mobile Computing”, Raj Kamal, Oxford University press, ISBN 978-0-19-568677-7

Course Outcomes: The student will be able to –

1. Estimate performance parameters for designing the Cellular Network which comply

Next Generation Cellular Network Standards.

2. Formulate conceptual Telecommunication system to be deployed to fulfill bandwidth

capacity planning

3. Design the mobile network considering futuristic busty data on cellular network.

4. Justify the Mobile Network performance parameters and design decisions while

mobile Handoff.

5. Adapt to the requirements of next generation mobile network and mobile applications

6. Simplify the database usage on embedded devices for enterprise applications.

Page 182: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

CS445TH: Software Testing and Quality Assurance(THL)

Credits: 03 Teaching Scheme:- Theory 3 Hrs/Week

Unit 1: Software Measurement ( 7 Hrs )

Measurement Theory and Why to Measure the Software, Measurement and Models,

Measurement Scales, Classification of Software Measures, Measurement Framework,

Theory of Program Testing, Discrete Math for Testers, Graph Theory for Testers, Software

Complexity, Measuring Internal Product Attributes: Size, Measuring Internal Product

Attributes : Structure, Halstead’s Software Science, Product Quality Metrics, In-Process

Quality Metrics, Software Reliability: Measurement and Prediction, Planning a Measurement

Program, Measurement in Practice, The Rayleigh Model, Exponential Distribution and

Reliability Growth Models, SRE process, Reliability Concepts: Hardware and Software,

Deploying SRE

Unit 2: Principles of Testing ( 7 Hrs )

Part A: Testing Concepts: Purpose of Software Testing, Testing Principles, Goals of Testing,

Testing aspects: Requirements, Test Scenarios, Test cases, Test scripts/procedures, Strategies

for Software Testing, Testing Activities, Mistakes, Faults & Failures, Planning Verification

and Validation, Software Inspections, Automated Static Analysis, Verification and Formal

Methods, Levels of Testing

White-Box Testing: Test Adequacy Criteria, Static Testing, Structural Testing, Code

Complexity Testing, Mutation Testing, Data Flow Testing

Black-Box Testing: Test Case Design Criteria, Requirement Based Testing, Positive and

Negative Testing, Boundary Value Analysis, Equivalence Partitioning State Based Testing,

Domain Testing

Unit 3: Functional Testing ( 7 Hrs )

Part A: Test Plan, Test Management, Test Execution and Reporting, Test Specialist Skills,

Tester’s Workbench and Tool Categories, Test Maturity Model and Test Process

Assessment, Debugging & Root Cause Analysis, Software Items, Component & Units, Test

Bed, Traceability and Testability, Attributes of Testable Requirements, Test Matrix, Benefits

of Formal Test Documentation, Types of Testing Documentation, Verification Testing,

Validation Testing, Integration Testing, System and Acceptance Testing, GUI Testing, ,

Regression Testing, Selection, Minimization and Prioritization of Test Cases for Regression

Testing, Creating Test Cases from Requirements and Use cases, Software Defects: Origins of

Defects, Defect Classes, Defect Repository / Test Design, Developer/Tester Support for

Defect Repository, Need for Testing

Unit 4: Higher Order Testing ( 7 Hrs )

Part A: Object Oriented Testing, Specification Based Testing, Performance Testing, Ad-hoc

Testing, Usability and Accessibility Testing, Risk-based Testing, Exploratory Testing,

Scenario-based Testing, Random Testing Compatibility Testing, User Documentation

Testing, Client–Server System Testing, RAD Testing, Configuration Testing, Testing

Page 183: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

internal Controls, Multiplatform Environment Testing, Security Testing, Web-based System

Testing, Reliability Testing, Efficiency Testing, Maintainability Testing, Portability Testing,

Introduction to Performance Testing, The Fundamentals of Effective Application

Performance Testing, The Process of Performance Testing, Interpreting Results: Effective

Root-Cause Analysis, Application Technology and Its Impact on Performance, Testing VS

Test Automation, Tool evaluation and selection, Automation team roles, Architectures,

Planning and implementing test automation process

Unit 5: Introduction to Software Quality Assurance ( 7 Hrs )

The software quality challenge, Meaning of software quality, Software quality factors ,

Software Quality Lessons Learned from the Quality Experts, The components of the

software quality assurance system – overview, Pre-project software quality components:

Contract Review, Development and quality plans, SQA components in the project life cycle:

Integrating quality activities in the project life cycle, Assuring the quality of software

maintenance components, Assuring the quality of external participants’ contributions, CASE

tools and their effect on software quality, Software quality infrastructure components:

Procedures and work instructions, Supporting quality devices, Staff training and

certification, Corrective and preventive actions, Documentation control, Pareto Principles,

Total Quality Management, Ishikawa’s Seven Basic Tools

Unit 6: Software Quality Assurance Management ( 7 Hrs )

Management components of software quality: Project progress control, Software quality

metrics, Costs of software quality, Standards, certification and assessment: Quality

management standards, SQA project process standards – IEEE software engineering

standards, Management and its role in software quality assurance, The SQA unit and other

actors in the SQA system, Inspection as an Up-Front Quality Technique, Software Audit

Methods, Software Safety and Its Relation to Software Quality Assurance, SQA for Small

Projects, Development Quality Assurance, Quality Management in IT, Introduction to ITIL,

Software Quality Assurance Metrics, Software Benchmarks and Baselines

Text Books:

4. Burnstein, “Practical Software Testing”, Springer International Edition, ISBN 81-8128-089-X

5. William E. Perry, “ Effective Methods for Software Testing”, John Wiley and Sons, ISBN 9971-51-345-5

6. Daniel Galin, Software Quality Assurance: From theory to implementation, Pearson Education Limited, 2004, ISBN 0201 70945 7

Reference Books :

1. KshirasagarNaik, PriyadarshiTripathy, Software Testing and Quality Assurance-Theory and Practice, John Wiley & Sons, Inc., 2008, ISBN 978-0-471-78911-6

2. Fenton, Pfleeger, “Software Metrics: A Rigourous and practical Approach”, Thomson Brooks/Cole, ISBN 981-240-385-X.

3. Desikan, Ramesh, “Software Testing: principles and Practices”, Pearson Education, ISBN 81-7758-121-X.

Page 184: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

4. Anne MetteJonassen Hass, Guide to Advanced Software Testing, ARTECH HOUSE, INC., 2008, ISBN-13: 978-1-59693-285-2

5. Ian Molyneaux,The Art of Application Performance Testing, O’Reilly Media, Inc., 2009, ISBN: 978-0-596-52066-3

6. Jamie L. Mitchell, Rex Black, Advanced Software Testing—Vol. 3, 2nd Edition, Rocky Nook, 2015, ISBN: 978-1-937538-64-4

7. G. Gordon Schulmeyer, Handbook of Software Quality Assurance Fourth Edition, ARTECH HOUSE, INC., 2008, ISBN-13: 978-1-59693-186-2

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Select and classify measurement scales and models, software metrics and measures

addressing software quality and reliability.

2. Conduct unit and integration tests by determining test design, test automation, test

coverage criteria using testing frameworks and test adequacy assessment using

control flow, data flow, and program mutations.

3. Apply suitable higher order testing techniques and methods in order to achieve

verified and validated software by following testing best practices.

4. Demonstrate the skillset as a tester to neutralize the consequences of wicked

problems by narrating effective test cases and test procedures.

5. Adapt to various test processes, types of errors and fault models and methods of test

generation from requirements for continuous quality improvement of the software

system along with Software Quality best practices usage.

6. Apply software testing cycle in relation to software development and project

management focusing incidents and risks management within a project towards

efficient delivery of software solutions and implement improvements in the software

development processes by making use of standards and baselines.

Page 185: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

CS447TH:Modeling and Simulations

Credits:3 Teaching Scheme: 3Hours / Week

Unit 1: Process of Modeling and Simulation

What is M&S, Need for Abstraction, Relationship between modeling and simulation Process

of modeling: Problem identification and formulation, Real system data collection, Model

development, Validation, Experiment design, Simulation runs and Results interpretation.

Unit 2: Formal models and modeling techniques

Monte Carlo methods, Stochastic processes, Queuing theory: Little's Theoremand

applications, M/M/1 Queuing System, Petri nets, Game theory, State spaces and

transitions, Graph structures: directed graphs, trees, networks.

Unit 3: Discrete Event Simulation

Deterministic vs. stochastic simulation, Static vs. Dynamic Simulation,

Constructing dynamic stochastic simulation models, Time keeping, Event Scheduling,

State transition, Time driven and event driven models, Pseudo-random number

generation.

Unit 4: Agent-based simulation

Modeling Complex Systems, Agents, environments, ABMS: When and Why,

Agent based model design, Autonomous Agents, Agent Interaction, Topologies and

Neighborhoods, Tools for ABMS: Repast, Swarm, NetLogo.

Unit 5 : M&S Applications and Awareness

Application areas: optimization, decision making support, forecasting, safety considerations,

training and education.

ABMS Applications: Social networks, Organizations, Markets, Flows, Epidemiology,

Diffusion.

Unit 6: Advanced Topics

Model scalability, Virtual Reality, Virtual Worlds, Intro to Rare Event Simulation,

Intro to Parallel Discrete Event Simulation, PDES Challenges.

------------------------------------------------------------------------------------------------------------

Page 186: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

Text Books: 1. Discrete Event Simulation: A First Course, L. Leemis and S. Park, 2006, Prentice-Hall. 2. Agent-Based Models, Nigel Gilbert, 2008, SAGE Publications. 3. System Simulation and Modeling, Sankar Sengupta, 2013, Pearson Education. Reference Books:

1. Handbook of Simulation: Principles, Methodology, Advances, Applications, and Practice, J. Banks, 1998, John Wiley & Sons. 2. Parallel and Distributed Simulation Systems, Fujimoto R.M., 2000, John Wiley & Sons.

Course Outcomes:

Upon completion of the course, graduates will be able to –

1. Demonstrate the effectiveness of modeling and simulation at predicting

behavior/performance/problems of systems under development.

2. Develop a model for a given problem using appropriate modeling and simulation

technique/formalism.

3. Implement discrete event simulation models using general-purpose programming

languages or DES frameworks

4. Design an agent-based simulation model for a complex system.

5. Contribute towards increased utilization of modeling and simulation as a problem solving

approach for issues in governance and industry where it could be applied

6. Adapt to the changing needs of the organizations and individuals during the development

process.

Page 187: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

CS448TH::Data Acquisition System

Credits: 03 Teaching Scheme:

Theory 3Hrs/ Week

Unit 1 : Systems and Measurements ( 6 Hours )

Part A:Introduction to data acquisition system(DAS), Block Diagram of DAS, Multichannel

DAS, Generalized measurement system, Characteristics of measuring devices, accuracy,

precision, errors, linearity, hysteresis, threshold, repeatability, reliability calibration., Basic

concepts of feedback control system:- open loop and closed loop.

Unit 2 : Sensors and Signal Conditioning circuits ( 7 Hours )

Part AIntroduction to the sensors, Types of sensors: Temperature sensor (LM35,RTD,

Thermocouple), Light sensor(photodiode, optocoupler), Distance and range sensor

(IR,LVDT), Accelerometer sensor, Touch screen sensor. Signal conditioning circuits:

Analog and Digital, Opamp in signal conditioning circuits as amplifier.

Unit 3 : ARM Microcontroller ( 7 Hours )

Part A:Family Architecture, Block diagram, Features, Data / Programme Memory, Reg set,

Reg Bank, Special Function Registers, Data Memory, Programme Memory, Interrupt

Structure , Timer Prog ,Serial Port Prog , Misc Features.

Unit 4 : I/O interfacing & Bus Systems ( 6 Hours )

PartA: Introduction to the BUS System, Bus design issues, Synchronous Bus, Asynchronous

Bus, Bus Allocation, Bus Priority. Interfacing Buses:I2C, SPI ,CAN , SCADA and RS

232C .

Unit 5 : Relay Sequencer and Ladder diagrams ( 7Hours )

Introduction to the relay sequencer. Elements of Ladder Diagrams (limit, pressure, level,

thermal, mechanical switch) and examples based on ladder diagrams. Data Loggers.

Unit 6: Programmable Logic Controls ( 7 Hrs )

PartA:PLC : PLC block diagram and its function, PLC Operation: I/O scan mode, execution

mode, PLC Software Functions: Timer, accumulated timer, counters. Advantages of PLC

over Relay sequencer.

Text Books:

1. “Process control instrumentation”, C.D. Johnson, Pearson education, ISBN-81-7758-

Page 188: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

410-3, seventh edition.

2. “Opamp and linear integrated circuits”, Ramakant Gaikwad, PHI publication, ISBN-

9780132808682, 4th edition.

Reference Books :

1. “Instrumentation Devices and System”, Rangan, G .R. Sarma, V.S.V. Mani, Tata McGraw-Hill, ISBN-0-07-463350-3, 2nd Edition. 2. Microcontroller Handbook

Course Outcomes:

Upon completion of the course, graduates will be able to -

1. Define the characteristics of measuring devices for an instrument.

2. Identify the functioning of measuring devices in an industrial process.

3. Design elements of signal conditioning circuit that are necessary for sensors.

4. Describe the structural units of Microcontroller.

5. Interconnect devices using communication buses.

6. Develop programs for the process control systems using sensors.

Page 189: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654 A

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Prerequisites: Computer Networks.

Unit 1: (7 Hrs)

INTRODUCTION: Introduction and Overview of Cyber Crime, Nature and Scope of

Cyber Crime, Types of Cyber Crime: Social Engineering, Categories of Cyber Crime,

Property Cyber Crime.

Unit 2:

(8 Hrs)

CYBER CRIME ISSUES: Unauthorized Access to Computers, Computer Intrusions,

White collar Crimes, Viruses and Malicious Code, Internet Hacking and Cracking, Virus

Attacks, Pornography, Software Piracy, Intellectual Property, Mail Bombs, Exploitation

,Stalking and Obscenity in Internet, Digital laws and legislation, Law Enforcement Roles

and Responses.

Unit 3: (7 Hrs)

INVESTIGATION: Introduction to Cyber Crime Investigation, Investigation Tools,

eDiscovery, Digital Evidence Collection, Evidence Preservation, E-Mail Investigation, E-

Mail Tracking, IP Tracking, E-Mail Recovery, Hands on Case Studies. Encryption and

Decryption Methods, Search and Seizure of Computers, Recovering Deleted Evidences,

Password Cracking.

Unit 4:

(8 Hrs)

DIGITAL FORENSICS: Introduction to Digital Forensics, Forensic Software and

Hardware, Analysis and Advanced Tools, Forensic Technology and Practices, Forensic

Ballistics and Photography, Face, Iris and Fingerprint Recognition, Audio Video

Analysis, Windows System Forensics, Linux System Forensics, Network Forensics.

Unit 5:

(6 Hrs)

LAWS AND ACTS: Laws and Ethics, Digital Evidence Controls, Evidence Handling

Procedures, Basics of Indian Evidence ACT IPC and CrPC , Electronic Communication

Privacy ACT, Legal Policies.

Unit 6: (5 Hrs)

Crimes in Cyber Space-Global Trends & classification, e-commerce security, Computer

forensics, facebook forensic, mobile forensic, cyber forensic, digital forensic,

Introduction to MQTT and CoAP for IoT.

Text Books:

CS453TH:: CYBER SECURITY AND DIGITAL FORENSICS

Page 190: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

1. Nelson Phillips and Enfinger Steuart, “Computer Forensics and Investigations”, Cengage

Learning, New Delhi, 2009.

2. Kevin Mandia, Chris Prosise, Matt Pepe, “Incident Response and Computer Forensics “,

Tata McGraw -Hill, New Delhi, 2006.

Reference Books:

1. Robert M Slade,” Software Forensics”, Tata McGraw - Hill, New Delhi, 2005.

2. Bernadette H Schell, Clemens Martin, “Cybercrime”, ABC – CLIO Inc, California, 2004.

3. ”Understanding Forensics in IT “, NIIT Ltd, 2005.

Additional Reading

1. “Security architecture, design deployment and operations”, by Christopher M. King, Curtis

Patton and RSA press, McGraw-Hill, 2001, ISBN 0072133856, 1st Edition.

2. ‘Inside Network Perimeter Security” by Stephen Northcott, Leny Zeltser, et al, Pearson

Education Asia, ISBN 8178087618, 1st Edition.

Course Outcomes

Upon completion of the course, the students will be able to:

1. Identify threads in cyber security.

2. Use tools for digital forensics.

3. Analyze data of cyber crime.

4. Investigate the problems in cyber security.

5. Understand the laws of cyber security

6. Estimate future needs of security for a system by researching current environment on

a continuous basis for the benefit of society.

Page 191: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

Credits: 03 Teaching Scheme:

Theory: 3 Hours / Week

Unit I (6Hours)

Overview of Parallel Processing

Parallelism in Uniprocessor system, Evolution of parallel processors, Architectural

Classification, Flynn’s, Fengs, handlers classification. Pipeline, Vector, Array,

Bernstein’s’ condition for parallelism, dependence graphs. Multicore architecture- GPU

processor and programming model.

Unit II (8Hours)

Pipeline Architecture

Principles and implementation of Pipelining, Classification of pipelining processors,

Arithmetic and Instruction pipelining, Instruction level parallelism (ILP) Pipelining hazards

and resolving techniques, Data forwarding. register renaming pipeline reservation table,

sequencing and collision, Branch problem, branch penalty .prediction. Delayed branching

Branch target buffer Advanced pipelining techniques, loop unrolling techniques,

Superscalar pipelining, speedup, in order, out of order execution, VLIW processor software

scheduling, Software pipelining

CS454TH:: ADVANCED COMPUTER ARCHITECTURE

Unit III (6 Hours)

Vector and Array Processor

Basic vector architecture, Issues in Vector Processing, Vector Instructions Register to

Register and Memory to Memory Architectures Vector performance, Vector Chaining

,Vector loops and recurrence vectorizers and optimizers, Cray I Cray Y-MP

SIMD Computer Organization : Distributed & shared memory model Processing

Element (PE) Masking and Data Routing Inter PE Communication

Interconnection networks of SIMD, Static Vs Dynamic network, Permutations, Shuffle

exchange, Bit reversal hyper cube ,mesh network, Iliac, omega, blocking, non

blocking networks.Compute Unified Device Architecture ( CUDA) Hardware ,

Memory, Thread model Parallel Algorithms For Array Processors: Matrix

Multiplication. Sorting on mesh, hypercube and CUDA Vectorization and

Parallelization methods

Unit IV

Multiprocessor Architecture

Page 192: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

Unit VI (6 Hours)

Parallel Software Issues

Operating systems for multiprocessors systems, software issues for multiprocessors

Message Passing Interface (MPI) Principles of Parallel Algorithm design:

Decomposition, tasks and Dependency graphs. Parallel language constructs.

Programming using message passing and shared memory paradigms (Sorting, searching,

matrix problems)

Text Books 1. Kai Hwang, "Advanced Computer Architecture," Tata McGraw-Hill ISBN 0-07-113342-9 2. Kai Hwang, Faye A. Briggs, "Computer Architecture and Parallel Processing,” McGraw-

Hill international Edition ISBN 007-066354-8. 3. V. Raja Raman, L Siva ram Murthy, "Parallel Computers Architecture and Programming,"

PHI ISBN 81-203-1621-5.

Reference Books: 1. DezsoSima, Fountain, Kacsuk, “Advanced Computer Architecture,” Pearson Education Asia

ISBN 981-4053-74-0. 2. Culler, Jasvinder Pal Singh , Gupta, “Parallel Computer Architecture,” Morgan Kaufman

(ELSVIER) ISBN 81-8147-189-X 3. 3.Grama ,Gupta , Karypis, Vipin Kumar : “Introduction to Parallel Computing ,” Pearson

learning ISBN 978-81-317-0807-1

Course Outcomes:

Students will be able to :

1. Understand the architecture of parallel processing

2. Describe the concept of Pipeline Architecture.

UMA, NUMA, COMA MPP Processor. Loosely and Tightly coupled multiprocessors,

characteristics of multiprocessors & multiprocessing, Inter Processor communication

network, Time shared bus, Crossbar switch, Interleaved memories S access, C access.

Cache coherency and bus snooping and directory based protocols. Massively Parallel

Processors (MPP), Inter Processor Communication and Synchronization.

Unit V (6Hours)

Multithreaded Architecture

Latency hiding techniques, Principles of multithreading, Issues and solutions.

Multithreaded processors model, context switching policies. Blocked multithreading,

Interleaved multithreading, simultaneous multithreading.

Software multithreading, thread concept, lightweight process (LWP), bounded,

unbounded threads, thread management: thread scheduling & control by thread library &

kernel (State transition diagram).

Page 193: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

3. Acquaint the knowledge of Vector Architecture.

4. Explore the characteristics of multiprocessors & multiprocessing.

5. Study the basic techniques of multithreading.

6. Identify the software issues for multiprocessors.

Page 194: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

FF No. : 654

CS455TH: Cloud Computing

Credits: 3 Teaching Scheme:

Theory: 3 Hours / Week

Unit 1: Introduction to Cloud Computing (6 Hours)

Introduction to Cloud Computing, Definition, Characteristics, Components, Cloud Service

Models: SaaS, PaaS, IaaS, Cloud provider, benefits and limitations, Deploy application over

cloud, Cloud computing vs. Cluster computing vs. Grid computing. Open Stack vs Cloud

Stack, Role of Open Standards.

Unit 2: Resource Virtualization (6 Hours)

Infrastructure as a Service (IaaS): Virtualization Technology: Different approaches to

virtualization, Hypervisors, Machine Image, Virtual Machine (VM). Virtualization: Server,

Storage, Network. Virtual Machine (resource) provisioning and manageability, storage as a

service, Data storage in cloud computing(storage as a service).

Multitenant software: Multi-entity support, Multi-schema approach, Multitenance using

cloud data stores, Data access control for enterprise applications.

Unit 3: Data in the cloud (6 Hours)

Cloud file-systems: GFS and HDFS, BigTable, Features and comparisons among GFS,

HDFS etc.

Databases on Cloud: NoSQL, MogoDB, HBase, Hive, Dynamo, Graph databases

Unit 4: Map Reduce (8 Hours)

Map-Reduce and extensions: Parallel computing, The map-Reduce model, Parallel efficiency

of Map-Reduce, Relational operations using Map-Reduce, Example/Application of Map-

reduce.

Unit 5: Cloud Service Models (8 Hours)

PaaS: Introduction to PaaS - What is PaaS, Service Oriented Architecture (SOA). Cloud

Platform and Management - computation, storage

SaaS: Introduction to SaaS, Web services, Web 2.0, Web OS, Case Study on SaaS

Unit 6: Cloud Management and Security (6 Hours)

Service Management in Cloud Computing: Service Level Agreements(SLAs), Billing &

Accounting, Comparing Scaling Hardware: Traditional vs. Cloud, Economics of scaling:

Benefitting enormously, Managing Data - Looking at Data, Scalability & Cloud Services,

Database & Data Stores in Cloud, Large Scale Data Processing

Cloud Security: Infrastructure Security - Network level security, Host level security,

Application level security. Data security and Storage - Data privacy and security Issues,

Jurisdictional issues raised by Data location: Identity & Access Management, Access

Control, Trust, Reputation, Risk, Authentication in cloud computing, Client access in cloud,

Cloud contracting Model, Commercial and business considerations

Page 195: Bansilal Ramnath Agarwal Charitable Trust s Vishwakarma ...Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A- 16, A.Y. 2017-18 Page 1 of 195 Bansilal Ramnath Agarwal

Vishwakarma Institute of Technology Issue 01 : Rev No. 1 : Dt. 24/03/17

Structure and syllabus of S.Y. B.Tech Computer Engineering. Pattern A-16, A.Y. 2017-18

Text Books: 1. Judith Hurwitz, R.Bloor, M.Kanfman, F.Halper, “Cloud Computing for Dummies”, Wiley India. 2. Ronald Krutz and Russell Dean Vines, “Cloud Security”, Wiley-India Reference Books:

1. Barrie Sosinsky, “Cloud Computing Bible”, Wiley India 2. Antohy T Velte, et.al, “Cloud Computing : A Practical Approach”, McGraw Hill. 3. McGraw Hill, “Cloud Computing”, Que Publishing.

Course Outcomes:

The student will be able to –

1. Illustrate the architecture and infrastructure of cloud computing, including SaaS, PaaS,

IaaS, public cloud, private cloud, hybrid cloud, etc.

2. Investigate the resource virtualization technique for a given business case

3. Choose the appropriate file system and database for a given business case

4. Develop a algorithm for a given business case using Map-Reduce model

5. Build a SaaS solution for a real world problem with collaborative efforts

6. Identify the challenges in Cloud Management and Cloud Security