Aca Model Qp

download Aca Model Qp

of 2

description

adavanced computer architecture question

Transcript of Aca Model Qp

DHANALAKSHMI COLLEGE OF ENGINEERING

APOLLO GROUP OF COLLEGESMODEL QUESTION PAPER

CS 2354 ADVANCED COMPUTER ARCHITECTUREClass: III CSE

Date: MACROBUTTON DD/MM/YY 05-04-2015Semester: MACROBUTTON AcceptAllChangesInDoc

MACROBUTTON AcceptAllChangesInDoc VI

Duration: 3 Hrs.

Max. Marks: 100Answer ALL Questions

PART A

( 10 X 2 = 20 )

1. What are the advantages of dynamic scheduling?2. What is branch prediction?

3. How does superscalar processor vary from VLIW processor?

4. What are the limits on instruction level parallelism?5. What Is Multiprocessor Cache Coherence?6. What is Fine and Coarse-grained multithreading?

7. Define Access time and bandwidth.8. List the principle of locality? Types of locality?9. What is Simultaneous multithreading?

10. What are the advantages of CMP architectures?PART B ( 5 X 16 = 80 )11. (a) How to overcome data hazards with dynamic scheduling ( 08 )

Or

(b) Explain the three types of Dependences in instruction

( 16 ) (ii) Explain about the various hazards?

( 08) 12. Explain in detail about the architectural features ,execution units and instruction format of IA64..

(16 )

Or

(b) (i) Explain in detail about Software pipelining.

( 08 ) (ii) Compare hardware speculation with software speculation.

( 08 ) 13. Explain about the models of memory consistency

( 16 )Or(b) Describe the various cache coherence protocols in symmetric shared memory multiprocessor.

(16)14. (a)(i) Explain how cache performance is measured and how it can be improved?

(08)(ii) Explain in detail about redundant array of inexpensive disks

(08)

Or

(b) (i) Describe the optimizations techniques used in compilers to reduce cache miss rate

(08)(ii) With suitable diagram, explain how virtual address is mapped to L2 cache address

(08)15. (a) (i)Explain about Intel multi core architecture(ii) Explain in architectural features of IBM cell processor in detail

( 16 )

Or

(b) Briefly compare SMT and CMP architectures.

(16) REG NO: