8 7 6 5 4 3 2 1 3. Block Diagram -...

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

Block Diagram 0.1

5FL.,NO.300,Yang Guang St.,NeiHu114 TAIPEI, TAIWAN ,ROC(886-2) 8751-8751

C

3 58Monday, September 03, 2007

MR030>Merom+Crestline GM965+ICH8M

Merom

P11~P16

P20~23

CORE

Processor

CPUIntelP47

P8~9

32Bit PCI BUS

Crestline

PATA BUS

P10

ThermalSensor

AGERE

DMI

FSB

Mem_A Bus

3. Block Diagram :

P52

VCCPCPU

Lid Switch

USB 2.0

P33,35

USB 0,1,2

Intel(G)MCH

IntelICH8M

LCD

HDMI

P28,29

P27

P32

HDD P32

CDROM

SATA BUS

P18

DDRII SODIMM0 (A)

DDRII SODIMM1 (B)P19

Mem_B Bus

PCIE

MINI CARD

Azalia

LPC BUS

PMX

Glide Pad

M38859

Int. KB

P44

P30P30

P38

P38IEEE 1394

Fan CNN P10

P21RTC Bat

P49DCIN+

Battery CONP49

Battery ChargerP50

P46Battery Voltage Sense

FW3227

RTS5158-GRRealtek

CardReader3 in 1 P38 P44

P56MAIN SW CNN/DIP SWDDR2 533/667 MHz

DDR2 533/667 MHz

(667/800 MHz)

(x2/x4)

SPI BUS

P30

P26Flash RO

M

P51

3VDDA5VDDA

P49ACIN / DCIN

B / TP44

P36

GIGA LAN88E8055

P37RJ-45

P56

P31LED

HeadphoneP42

CX20561

P42

SPDIF OutMic InP42

P40

Azalia Codec

P41

SPK

P41APA2068KAIAudio AMP

HDMI P28

CLK SLG8SP512TTRP17

P24Reset Circuit

Brightness ControlP44

PMU3VPMU5V

P51

3VDDM/5VDDM

P34

P51

1.5VDDM/1.05VDDM

P53

P52

DDRII Power

OVP

P53

1.8VDDS

P52

1.5VDDM

CCDP44

Express CardP34

MINI CARDP43

Express CardP34

E-SATA

P35

SiI1392CNU

SiI3531A

P10

Thermal Sensor

P10

Thermal Sensorfor enviromenttemp

for DDR temp

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Annotations 0.1


C



Voltage RailsDCIN

VCC_CORE

Primary DC system power supply

Core Voltage for CPU

3.3V switched power rail by SUSTAT_B#

PMU3V 3.3V always on power rail by LATCH or ACINPMU5V 5.0V always on power rail by LATCH or ACIN

5.0V always on power rail by DCON5VDDA

3VDDS 3.3V power rail by PSUSC#5VDDS 5.0V power rail by PSUSC#3VDDM

5.0V switched power rail by SUSTAT_B#5VDDM

F

R

Inductor

ResistorQ

ConnectorC

Fuse

=CN

Crystal and Osc

RP

D

UResistor PackArbitrary Logic Device

Diode

Part Naming Conventions

TransistorL

Y

Capacitor=====

==

==

Active Low signal

Net Name Suffix# =

1.05VDDM

1.8V power rail for DDRII by PSUSC#0.9V DDRII Termination Voltage by SUSTAT_B#

1.8VDDS0.9VDDT_DDRII

3VDDA 3.3V always on power rail by DCON

4. Nat name Description :

1.5VDDM1.05V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIEfor ICH7m by SUSTAT_B#

Differential Impedance for Microstrip

55 ohm +/- 15%

100 ohm +/- 15%

PCIE Bus

Layer 6

Single End Impedance

85 ohm +/- 20%

95 ohm +/- 15%

Component Side, Microstrip signal Layer

70 ohm +/- 20%

100 ohm +/- 15%

Stripline Layer(High Speed)

SDVO

70 ohm +/- 20%

95 ohm +/- 15%

Layer 3

Layers : 8 Depth 1.2mm Impence 55 ohms +/- 10%

DMI Bus

55 ohm +/- 15%

100 ohm +/- 15%

Solder Side,Microstrip signal Layer

Ground Plane

Host Bus

55 ohm +/- 15%

PCB Layers

Ground 2 Plane

55 ohm +/- 15%

95 ohm +/- 15%

DDR2 Bus

55 ohm +/- 15%

95 ohm +/- 15%

90 ohm +/- 15%

DDR2 CLK

100 ohm +/- 15%

Stripline Layer(High Speed)

90 ohm +/- 15%

DDR2 Strobe

95 ohm +/- 15%

Layer 7

100 ohm +/- 15%

110 ohm +/- 15%

Lan

SRC Clock

Layer 1

95 ohm +/- 15%

110 ohm +/- 15%IEEE1394

Layer 4

55 ohm +/- 15%

Layer 8

100 ohm +/- 15%

5. Board Stack up Description

Host Clock

Layer 2

100 ohm +/- 15%

50 ohm +/- 15%

USB

Layer 5

Differential Impedance for Stripline

55 ohm +/- 15%

55 ohm +/- 15%

LVDS

Normal Signal / Ground 1 PlanePower Plane

42 ohm +/- 15%

100 ohm +/- 15%

SATA

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Schematic Modify 0.1


C



6.Schematic modify Item and History :

1.425V~1.5V~1.575V

ICH8M: Integrated Gigabit LAN I/O

Crestline: I/O Voltage

Crestline:

VCC_DMI

VCCSUS1_05

Crestline: CRTICH8M: I/O

Merom: AGTL+ termination

VCCGLAN1_5

VCC_SM

Crestline:

VCCD_PEG_PLL

Crestline: Controller Link/ME voltage supply

Crestline: CRT

4.5A1.05VDDM 1.00V~1.05V~1.10V

Crestline:

VCC_AXM

LFM:VCC_CORE

1.5VDDM

1.425V~1.5V~1.575V

1.0A

ICH8M: Resume well I/O

Crestline:

VCCR_RX_DMI

Crestline: TV DAC

Voltage

1.7V~1.8V~1.9V

DDRII Terminator:

Express Card:

VCCSUS1_5

Crestline:

Crestline: Rx and I/O Logic for DMI

Merom PLL

VCCD_CRT

1.425V~1.5V~1.575V

HFM:

1.8VDDS:

44A

ICH8M: I/O

Crestline:

Crestline: PCI Express Based Graphics

Power Rail

VCCD_QDAC

1.3A

0.855V~0.9V~0.945V

24mA

Crestline:

Crestline: AGTL+ termination

VCC1_5_B

Crestline:

Crestline: Core chipset

VCCA_PEG_PLL

VCCA

0.9VDDT_DDRII:

VCCA_LVDS

TBD

1.5A

ICH8M:

Crestline:

0.8A

VCCA_SM_CK

VCC_PEG

VCC1_05

SO-DIMM:

Crestline:

+1.5V

TBD~TBD

320mA

VCC_DMI

VCC_AXG

VCCA_SM

VCCSATAPLL

VCC

VCC_TX_LVDS

0.9975V~1.05V~1.1025V

1.0375V~?~1.3000V

Crestline:

VCC1_5_A

VTT(VCCP)

Crestline:

3.1A

VCC_AXF

ICH8M: Integrated Gigabit LAN PLL

VCCA_DPLLB

ICH8M:

VCCP

Merom

ICH8M:

VCCD_LVDS

ICH8M: SATA PLL

Crestline:

VCCGLANPLL

VCCA_DPLLA

VCCCL1_05

Crestline: TV DAC

ICH8M:

Crestline: Clock I/O Voltage

ICH8M: ICH8 Core

VCCUSBPLL

Crestline:

ICH8M: DMI PLL

VCCA_MPLL

1.425V~1.5V~1.575V

Ball Name

130mA

1.25VDDM

Destination S0 Current

ICH8M: Controller Link

VCCDMIPLL

VCCD_HPLL

VCCD_QDAC1.425V~1.5V~1.575V

TBD

1.8VDDS:

Mini Card:

VCCCL1_5

VCC_SM_CK

ICH8M: USB PLL

Crestline:

VCCA_HPLL

VCCLAN1_05

VCCD_TVDAC

0.9975V~1.05V~1.1025V

60mA

HDD: SATA

Crestline: TV Out

Express Card:

Voltage

CH7307:

400mA

ICH7m:

3VDDSLan: Broadcom BCM4401

945GM: PCIE analog

Azalia Codec: ALC260

PMU3V

ODD: PATA

1.0A

EC: PMU08

Crestline: TV DAC

3.0V~3.3V~3.6V

2.5VDDM

Azalia MDC:

Flash ROM: BIOS

Card Reader: SD/MMC/MS

VCCA_DAC_BG

3.0V~3.3V~3.6V

4.75V~5.0V~5.25V

60mA

Crestline: TV Out

Destination

Azalia Codec: ALC260

KBC: KB3886

LCD:

VCCA_TVC_DAC

Audio AMP: G1420

2mA

3.0V~3.3V~3.6V

VCCA_TVB_DAC

3.0V~3.3V~3.6V

VCC_HV

5VDDM

VCCA_TVA_DAC

3VDDM VCCA_PEG_BG

Max: 1.0A ; R/W

CLK Generator: ICS954226

945GM: LVDS I/O

ICH7m: RTC

Crestline: CRT DAC

3.135V~3.3V~3.465V

4.75V~5.0V~5.25V

ICH7m:

VCCA_CRT_DAC

2.32V~2.5V~2.625V

3VDDA

2.375V~2.5V~2.625V

Crestline: H/VSYNC power

5VDDS

70mA

120mA

3.135V~3.3V~3.465V

Azalia MDC: For wake up

Azalia MDC:

VCC_SYNC

5V

Crestline: PCI Express Base Graphics

HDD: SATA

Power Rail

945GM: LVDS analog

ICH7m:

3.135V~3.3V~3.465V

USB: x 4 ports

ICH7m:

2.375V~2.5V~2.625V

Inverter:

2.0A

Crestline: HV buffer power

2.32V~2.5V~2.625V10mA

Mini Card:

Crestline: TV Out

945GM: CRT DAC

S0 Current

40mA

Max: 1.8A ; R/W: 900mA

Ball Name

Need Modify

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Timing Diagram 0.1


C



Tsft_star_vcc(3ms max)

GMCHPWRGD

Tcpu_up

Tboot

Vccgmch

VidVcc-core

Tvccp_up

VID

Vccp

CLK_ENABLE#

Tgmch_pwrgd

Vccp_UP

IMVP6 Power On Sequencing Timing Diagram

Tboot-vid-tr(100uS max)

Tcpu_pwrgd(3~20mS)IMVP4_PWRGD

CPU_UP

Vboot

VR_ON

PSUSC0

VDDM,VDDS

To ODEM and ICH4

PM_PWROK

From ODEM to CPU

AGTL+_CPURST0

PMU5V/PMU3V

BATTERY ONLY POWER ON TIMING

DCON

To ICH4

VDDA

CPU_PWRGD

To clock generator

VCCP/1.2VDDM

To ICH4

VR_ON

VCORE_CPU

From ICH4

PM_SLP_S30/S40/S50

SYS_PWROK

CK408_PWRGD0

From ICH4 to CPU

To ODEM/other PCI device

SUSTAT_B0

PCI_RST0

VCORE_ON

From ASIC_B0

From ASIC_B0

PM_RSTRST0

MAINSW0_ICH

POWSW0

PM_VGATE

VRON_VCCP

H

From ASIC_B0

CPU_PWRGOOD

VR_ON

CK408_PWRGD0PM_VGATE

DCON

H

S3 SUSPEND AND RESUME TIMING

H

VCCP,1.2VDDM

SYS_PWROK

From ASIC_B0

H

To ICH4_M

H

From ICH4_M

1.5VDDS AND

H

PM_PWROK

SUSTAT_B0

VCORE_CPU

Generator

VDDM

PMU5V/PMU3V

PM_SLP_S40/S50

VRON_VCCP

PM_RSMRST0

H

DDR_PWRGD

To ODEM/otherPCI device

PCI_RST0

VDDA

From ODEM to CPU

To clock

VDDS

PSUSC0

ToICH4 and ODEM

From ICH4_M

VCORE_ON

PM_SLP_S30

POWSW0

From ICH4 to CPU

AGTL+_CPURST0

7. power on & off & S3 Sequence :

Tboot:10-100uS

-12%

t CPU_UP

-12%

Vccp_UPt

t BOOT

BOOT-VID-TRt

-12%

t MCH-PWRGD

t CPU_PWRGD

PSI#

VID

VR_ON

V CC-CORE

CCP

CC_MCH

CPU_UP

V

Vccp_UP

V

MCH_PWRGD

CLK_ENABLE#

IMVP6_PWRGD

20060117A - DATA FROM NO.16809Power On Sequencing Timing Diagram

SFT_START_VCCt

t SFT_START_VCC Max = 3 ms

t BOOT Min = 10 us , Max = 100 us

BOOT-VID-TRt Max = 100 us

t CPU_PWRGD Min = 3 ms , Max = 20 ms

MCH-PWRGDt

t Vccp_UP

CPU_UPt

Min = 10 us , Max = 30 us



5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


DDRII Layout Guideline 0.1


C



Crestline DDRII Layout GuidelinesDDRII Signal Groups

Data

Group Signal Name

Control-to-Clock

Signal Group Minimum Length Maximum Length

Command-to-Clock

Strobe-to-Clock

Data-to-Strobe

Clock - 1.0"

Clock - 1.0"

Clock - 0.5"

Clock - 0.0"

Clock + 1.0"

Strobe - 220mils

8. Layout Guideline :

SA_DQ[63..0]/SB_DQ[63..0]SA_DM[7..0]/SB_DM[7..0]SA_DQS[7..0]/SA_DQS#[7..0]SB_DQS[7..0]/SB_DQS#[7..0]

SA_RAS#/SB_RAS#SA_BS[2..0]/SB_BS[2..0]SA_MA[13..0]/SB_MA[13..0]Address

SA_CAS#/SB_CAS#SA_WE#/SB_WE#

SM_CS#[3..0]ControlSM_CKE[3..0]SM_ODT[3..0]

Clock SM_CK[3..0]SM_CK#[3..0]

SA_RCVENOUT#/SB_RCVENOUT#FeedBackSA_RCVENIN#/SB_RCVENIN#

Length Matching and Length Formulas

Clock + 1.0"

Strobe - 180mils

CLK group : SM_CK[3..0],SM_CK#[3..0]

GMCH

P1

P1

L0

L0

L1

L1

L2

L2

S1

S1

SO-DIMM

Topology

Reference Plane

Single Ended Trace Impedance

Differential Mode Impedance

Differential Pair Point-to-Point

Ground

42 +/- 15%

70 +/- 20%

Nominal Trace Width Inner Layer : 7 milsOuter Layer : 8 mils

Outer Layer : 5 milsNominal CK to CK# Spacing(edge to edge)

Inner Layer : 4 mils

Minimum Serpentine Spacing Inner Layer : 12 milsOuter Layer : 15 mils

Minimum Spacing to Other DDR2 Inner Layer : 16 milsOuter Layer : 20 mils

Minimum Isolation Spacing to non-DDR2 25 mils

Package Length Range - P1 1000 mils +/- 250 mils

Trace Length Limit - L0 Max = 50 mils (Escape)

Trace Length Limit - L1 Max = 500 mils (Breakout)

Stub Length S1-Stub from via to SO-DIMM Max = 200 mils (Breakin)

MB Length Limits - L0 + L1 + L2 + S1 Min = 500 mils

Max = 4500 milsTotal Length - P1 + L0 + L1 + L2 + S1

Max = 4000 mils

Total Length for Channel A : X0Total Length for Channel B : X1

Maximim Via Count 2 (Per side)

SCK to SCK# Length Matching Match total length to within 5 mils

Clock to Clock Length Match(Total Length)

Match Channel A clocks to X0 +/- 20milsMatch Channel A clocks to X1 +/- 20mils

Breakout Exceptions (Reduce geometriesfor GMCH break-out region)

Inner Layer : 4/12 mils to other DDR2Outer Layer : 5/15 mils to other DDR2

Max. breakout length is 500 mils

Breakin Exceptions (Reduce geometriesfor SO-DIMM break-in region)

CK to CK# spacing rule waived atconnector spacing of 15 mils toother DDR2

Max. breakin length is 200 mils

Escape Breakout Breakin

4/4/12 7/4/16 8/5/15

Outer Layer : 5 mils

Inner Layer : 4 mils spacing allowed

L1


55 +/- 15%

Max = 500 mils (Breakout)

Max = 50 mils (Escape)


Point-to-Point with parallel termination

GMCH

Stub Length S1-Stub from via to SO-DIMM

MB Length Limits - L0 + L1 + L2 + S1 -From GMCH ball to SO-DIMM pad

Trace Length Limit - L1

Package Length P1


S1

Nominal Trace Width

Max = 200 mils (Breakin)

8/5/15

Breakout

3

Total Length - P1 + L0 + L1 + L2 + S1 -From GMCH die to SO-DIMM pad


Maximim Via Count

Minimum CTRL Trace Spacing

7/4/16

Max. breakout length is 500 mils

Min = 500 mils

25 mils

Topology

4/4/12

Max = 4500 mils


Minimum Spacing to Other DDR2

L2

Reference Plane

Escape

(CLK-1.0")

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

H_A#[35..3]

H_A#[35..3]

XDP_TRST#

XDP_DBRESET#

H_D#32H_D#33H_D#34

H_D#36H_D#35

H_D#38

H_D#40H_D#39

H_D#37

H_D#46

H_D#42

H_D#44

H_D#47

H_D#43

H_D#45

H_D#41

H_D#57

H_D#53

H_D#49

H_D#56

H_D#51

H_D#63

H_D#54

H_D#50

H_D#52

H_D#61H_D#62

H_D#58

H_D#55

H_D#59

H_D#48

H_D#60

H_D#23

H_D#31

H_D#1

H_D#10

H_D#13

H_D#21H_D#22

H_D#[63..0]

H_D#18

H_D#30

H_D#4

H_D#19

H_D#26H_D#27

H_D#0

H_D#5

H_D#[63..0]

H_D#7

H_D#11

H_D#14H_D#15

H_D#17

H_D#8

H_D#25

H_D#2

H_D#24

H_D#28

H_D#6

H_D#9

H_D#12

H_D#20

H_D#[63..0]

H_D#3

H_D#16

H_D#29

H_D#[63..0]

COMP2

XDP_TCK

XDP_TDIXDP_TMS

XDP_BPM#5

H_A#13

H_A#28

H_REQ#1

H_A#7

H_REQ#4

H_A#8

H_A#21

H_A#6

H_A#12

H_A#25

H_A#23

H_A#16

H_REQ#3

H_A#29

H_A#22

XDP_BPM#5

H_A#26

H_A#10

H_REQ#[4..0]

H_A#5

H_A#31

H_A#20H_A#19

H_A#15

H_REQ#0

H_A#30

H_A#27

H_A#11

H_A#4

H_A#18

H_A#14

H_REQ#2

H_A#3

H_A#9

H_A#24

H_A#17

H_GTLREF

H_IERR#

XDP_DBRESET#

XDP_TMS

XDP_TCKXDP_TDI

XDP_TRST#

H_A#32H_A#33H_A#34H_A#35

COMP1

COMP3

1.05VDDM

3VDDM

TEST3

TEST5

COMP0

1.05VDDM

1.05VDDM

1.05VDDM

1.05VDDM

3VDDM

3VDDM10,12,15,17,18,19,20,21,22,23,24,26,27,28,31,32,34,35,36,37,38,39,40,43,44,45,46,47,51,52,54,55

1.05VDDM9,11,14,15,17,21,23,52

H_A#[35..3]11

H_A#[35..3]11

H_ADSTB#011

H_ADSTB#111

H_REQ#[4..0]11

H_D#[63..0]11

H_D#[63..0]11

H_DSTBN#011H_DSTBP#011

H_DINV#011

H_DSTBN#111

H_DINV#111H_DSTBP#111

H_D#[63..0] 11

H_D#[63..0] 11

H_DSTBN#2 11

H_DINV#2 11H_DSTBP#2 11

H_DSTBN#3 11

H_DINV#3 11H_DSTBP#3 11

H_BNR# 11

H_DBSY# 11

H_LOCK# 11

H_DRDY# 11

H_HITM# 11H_HIT# 11

H_ADS# 11

H_BREQ# 11

H_PROCHOT# 47

H_A20M#21

H_IGNNE#21

H_STPCLK#21H_INTR21H_NMI21

H_SMI#21

H_CPUSLP# 11H_PWRGD 21H_DPWR# 11

H_DPRSTP# 12,21,47H_DPSLP# 21

H_CPURST# 11

H_RS#2 11H_RS#1 11

H_INIT# 21

H_RS#0 11

H_BPRI# 11

H_TRDY# 11

H_DEFER# 11

CLK_CPU_BCLK 17CLK_CPU_BCLK# 17

H_THERMDA 10

H_FERR#21

CPU_BSEL017CPU_BSEL117

PSI# 47CPU_BSEL217

PM_THRMTRIP# 12,21

H_THERMDC 10 HOT_DOWN# 10,46

Title


Date: Sheet of


Merom Processor (1/2) 0.1

5FL.,NO.300,Yang Guang St.,NeiHu114 TAIPEI, TAIWAN ,ROC(886-2)8751-8751

C



Transmission Line Type Total Trace Length Normal Impedance Spacing (mils)

ADS# , BNR# , BPRI# , BR0# , DBSY# , DEFER# , DPWR# , DRDY# , HIT# , HITM# , LOCK# ,RS[2..0]# , TRDY# , RESET#.

Strip-line(Int. Layer)

Micro-strip(Ext. Layer)1.0 ~ 6.5 inch 55+/-15%

5 & 10 mils

FSB Common Clock Signal Layout Guide :

Normal Impedance

0.5 ~ 5.5 inch

Width & Spacing (mils)

55+/-15%

4 & 8 mils

DATA#[63..0]

FSB Source Synchronous Data Signal Routing Topology#1 :Signal Name

Strip-line

Total Trace Length

Signals NameDSTBP0#,DSTBN0#

Strobes associated with the group Strobe-to-Strobe Complement MatchingDATA#[15..0] , DINV0#

Signals Matching+/- 25 mils+/- 100 mils

DATA#[31..16] , DINV1# +/- 100 mils

+/- 100 mils

+/- 100 mils

+/- 25 mils

+/- 25 mils

+/- 25 mils

DATA#[47..32] , DINV2#

DATA#[63..48] , DINV3#

DSTBP1#,DSTBN1#

DSTBP2#,DSTBN2#

DSTBP3#,DSTBN3#

Strobes associated with the groupA#[16..3] , REQ#[4..0]

+/- 200 mils

ADSTB0#+/- 200 mils

Strobe to Assoc. Address Signal Matching

ADSTB1#A#[31..17]

+/- 200 mils

ADSTB#[1..0]

Signals MatchingSignals Name

Topology : PWRGOOD

CPU

L10.5" - 12" Strip-line

L1

Micro-strip

Transmission Line

0.5" - 12"

Topology : INTR , NMI , A20M# , DPSLP# , IGNNE# , INIT# , SMI# , STPCLK#

A#[32-39], APM#[0-1]:Leave escape routing on for future functionality

Zo=55ohm, 0.5" max for GTLREF, Space any other switchsignals away from GTLREF with a minimum of 25mils.

Should be connect to ICH8M and Crestline without T-ing(no stub)

Rout to TP via and place gnd via w/in 100mils

Comp0,2 connect with Zo=27.4ohm, make tracelength shorter than 0.5" and width is 18mils.Comp1,3 connect with Zo=55ohm, make tracelength shorter than 0.5" and width is 5mils

XDP P/U & P/D

DINV#[3..0]

DSTBN#[3..0]

DSTBP#[3..0]

Transmission Line Type

Strip-line

Strip-line

Strip-line

0.5 ~ 5.5 inch

0.5 ~ 5.5 inch

0.5 ~ 5.5 inch

55+/-15%

55+/-15%

55+/-15%

Data-to-Data,Strobe-to-strobe Strobe-to-Data4 & 8 mils

4 & 8 mils

4 & 12 mils

4 & 12 mils

4 & 12 mils

4 & 12 mils

N/A

N/A

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

+/- 200 mils

*** No length matching requirements exist between ADSTB0# and ADSTB1#

55+/-15%Strip-line

55+/-15%

4 & 8 mils

FSB Source Synchronous Address Signal Routing :Transmission Line Type

4 & 8 mils

Signal NameStrip-line

Total Trace Length Normal Impedance

0.5 ~ 6.5 inch

Width & Spacing (mils)55+/-15%

Strip-line

Address#[31..3]

REQ#[4..0]

4 & 8 mils

0.5 ~ 6.5 inch

0.5 ~ 6.5 inch

0" - 3.0" Microstrip0.5" - 12"

L2

56 +/-5%Rtt

Topology : FERR#

Stripline

VCCP L1

0.5" - 12"L1

ICH8MCPURtt Transmission Line

0" - 3.0"

56 +/-5%

L2

ICH8M

Strip-lineL1

0.5" - 12"

Transmission Line

0.5" - 12" Micro-strip

L1CPU ICH8M

L4

VCCP

RttCPU IMVP6

VCCP

Rtt

L2+L1 L3 Strip-line

Rtt Transmission LineL2L1

Micro-strip75 +/-5%0.5" - 6.5"

75 +/-5%0.5" - 6.5"

0.5" - 6.5"

0.5" - 6.5"

0" - 3.0"

0" - 3.0"

0" - 3.0"

0" - 3.0"

L3 L4

Rtt

VCCP

Topology : THERMTRIP#

GMCH

L2

CPU ICH7m

RttL1 L4L3

Rtt

56 +/-5%

L1 L2

1" - 6" 0" - 3.0"

Strip-line0" - 3.0"

0" - 3.0"

Transmission LineL4

Micro-strip

L3

0" - 3.0"

1" - 12"

1" - 12" 1" - 6"

L1+L3

1" - 12"

1" - 12"

Rss

24 +/-5%

24 +/-5% 56 +/-5%

Micro-strip

Strip-lineL1

Strip-line

Transmission LineCPU

Topology : CPUSLP#

0.5" - 12"

1" - 6"

Transmission Line

0.5" - 12"

Topology : RESET#

Micro-strip

L1CPU

L1

L1

GMCH

GMCH

1" - 6"

Don't allow the GTLREF routing to create splits ordiscontinuities in the reference planes of the FSBsignals

H_PWRGD rise time :Max : 15ns

Processor ITP Signal Default Strapping When ITP-XDP &ITP700FLEX Dedbug Port Not Used.

TDITMSTRST#TCKTDO

54.9 OHM +/-5%

OPEN

VCCPVCCPGNDGNDNC

Within 2.0" of the CPUWithin 2.0" of the CPUWithin 2.0" of the CPUWithin 2.0" of the CPUN/A

Signal Resistor Value Connect To Resistor Placement

54.9 OHM +/-5%649 OHM +/-5%54.9 OHM +/-5%

Place C181 close to the CPU_TEST4 pin.

Make sure CPU_TEST4 routing is reference to GNDand away from other nossy signale.

VCCP=1.05VDDM

0'' ~ 3''

Confidential

R50975 1% 1/16W SMT0402 LR

AD

DR

GR

OU

P 0A

DD

R G

RO

UP 1

CO

NTR

OL

XDP/

ITP

SIG

NA

LS

H CLK

THERMAL

RES

ERVE

D

ICH

U9A

Merom Ball-out Rev 1a

A[10]#N3A[11]#P5A[12]#P2A[13]#L2A[14]#P4A[15]#P1A[16]#R1

A[17]#Y2A[18]#U5A[19]#R3A[20]#W6A[21]#U4A[22]#Y5A[23]#U1A[24]#R4A[25]#T5A[26]#T3A[27]#W2A[28]#W5A[29]#Y4

A[3]#J4

A[30]#U2A[31]#V4

RSVD[01]M4RSVD[02]N5RSVD[03]T2RSVD[04]V3RSVD[05]B2RSVD[06]C3RSVD[07]D2RSVD[08]D22

A[4]#L5A[5]#L4A[6]#K5A[7]#M3A[8]#N2A[9]#J1

A20M#A6

ADS# H1

ADSTB[0]#M1

ADSTB[1]#V1

RSVD[09]D3

BCLK[0] A22BCLK[1] A21

BNR# E2

BPM[0]# AD4BPM[1]# AD3BPM[2]# AD1BPM[3]# AC4

BPRI# G5

BR0# F1

DBR# C20

DBSY# E1

DEFER# H5DRDY# F21

FERR#A5

HIT# G6HITM# E4

IERR# D20

IGNNE#C4

INIT# B3

LINT0C6LINT1B4

LOCK# H4

PRDY# AC2PREQ# AC1

PROCHOT# D21

REQ[0]#K3REQ[1]#H2REQ[2]#K2REQ[3]#J3REQ[4]#L1

RESET# C1RS[0]# F3RS[1]# F4RS[2]# G3

SMI#A3

STPCLK#D5

TCK AC5TDI AA6

TDO AB3

THERMTRIP# C7

THERMDA A24THERMDC B25

TMS AB5

TRDY# G2

TRST# AB6

A[32]#W3A[33]#AA4A[34]#AB2A[35]#AA3

RSVD[10]F6

R515 27.4 1% 1/16W SMT0402 LR

R511 1K 5% 1/16W SMT0402 LR(NU)R435 54.9 1% 1/16W SMT0402 LR SnR436 27.4 1% 1/16W SMT0402 LRR507 54.9 1% 1/16W SMT0402 LR Sn

R442 RES 39 1% 1/16W SMT0402 LRR440 150 5% 1/16W SMT0402 LR

R437 649 1% 1/10W SMT0603 LR

R499 1K 5% 1/16W SMT0402 LR(NU)

R5142K 1% 1/16W SMT0402 LR

12

R505 1K 5% 1/16W SMT0402 LR(NU)

R510 56 5% 1/16W SMT0402 LR

DA

TA G

RP 0

DA

TA G

RP 1

DA

TA G

RP

2D

ATA

GR

P 3

MISC

U9B


COMP[0] R26COMP[1] U26COMP[2] AA1COMP[3] Y1

D[0]#E22D[1]#F24

D[10]#J24D[11]#J23D[12]#H22D[13]#F26D[14]#K22D[15]#H23

D[16]#N22D[17]#K25D[18]#P26D[19]#R23

D[2]#E26

D[20]#L23D[21]#M24D[22]#L22D[23]#M23D[24]#P25D[25]#P23D[26]#P22D[27]#T24D[28]#R24D[29]#L25

D[3]#G22

D[30]#T25D[31]#N25

D[32]# Y22D[33]# AB24D[34]# V24D[35]# V26D[36]# V23D[37]# T22D[38]# U25D[39]# U23

D[4]#F23

D[40]# Y25D[41]# W22D[42]# Y23D[43]# W24D[44]# W25D[45]# AA23D[46]# AA24D[47]# AB25

D[48]# AE24D[49]# AD24

D[5]#G25

D[50]# AA21D[51]# AB22D[52]# AB21D[53]# AC26D[54]# AD20D[55]# AE22D[56]# AF23D[57]# AC25D[58]# AE21D[59]# AD21

D[6]#E25

D[60]# AC22D[61]# AD23D[62]# AF22D[63]# AC23

D[7]#E23D[8]#K24D[9]#G24

TEST5AF1

DINV[0]#H25

DINV[1]#N24

DINV[2]# U22

DINV[3]# AC20

DPRSTP# E5DPSLP# B5DPWR# D24

DSTBN[0]#J26

DSTBN[1]#L26

DSTBN[2]# Y26

DSTBN[3]# AE25

DSTBP[0]#H26

DSTBP[1]#M26

DSTBP[2]# AA26

DSTBP[3]# AF24

GTLREFAD26

PSI# AE6

PWRGOOD D6SLP# D7

TEST3C24

BSEL[0]B22BSEL[1]B23BSEL[2]C21

TEST2D25

TEST4AF26

TEST6A26

TEST1C23

R508 0 5% 1/16W SMT0402 LR(NU)

R441 54.9 1% 1/16W SMT0402 LR Sn(NU)

R513 1K 1% 1/16W SMT0402 LR

C6000.1uF 10V 10% SMT0402 X5R LR(NU)

R443 RES 27 5% 1/16W SMT0402 LR

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 11.5VDDM

VCORE_CPU

1.05VDDM

1.05VDDM

1.5VDDM

VCORE_CPU

VCORE_CPU

1.05VDDM8,11,14,15,17,21,23,52

1.5VDDM14,15,20,21,23,34,43,44,52

VCORE_CPU47

H_VID0 47H_VID1 47

H_VID3 47H_VID2 47

H_VID5 47H_VID4 47

H_VID6 47

VCCSENSE 47

VSSSENSE 47

Title


Date: Sheet of


Merom Processor (2/2) 0.1


C



Place these inside socket cavity on L8(North side secondary)

Place C? Close To pinB26

Route VCCSENSE and VSSSENSE tracesat 27.4 ohms with 50mil spacing.Place PU and PD within 1 inch of CPU

ICCA=130mA, 20mils

HFMICC=41A

ICCP=4.5A,180mils

TDK

Place these inside socket cavity on L1(South side Primary)

Place these inside socket cavity on L8(North side secondary)

Place these inside socket cavity on L1(North side Primary)

Place these inside socket cavity onL8 (South side secondary)

South side secondaryNorth side secondary

Confidential

1/29 EMIC588

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C576

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C203

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C553

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C564

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C585

0.1uF 16V 10% SM

D0603 X7R

LR

C223

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C205

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C222

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C560

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C586

0.1uF 16V 10% SM

D0603 X7R

LR

C209

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

U9D


VSS[082] P6

VSS[148] AE11

VSS[002]A8VSS[003]A11VSS[004]A14VSS[005]A16VSS[006]A19VSS[007]A23VSS[008]AF2VSS[009]B6VSS[010]B8VSS[011]B11VSS[012]B13VSS[013]B16VSS[014]B19VSS[015]B21VSS[016]B24VSS[017]C5VSS[018]C8VSS[019]C11VSS[020]C14VSS[021]C16VSS[022]C19VSS[023]C2VSS[024]C22VSS[025]C25VSS[026]D1VSS[027]D4VSS[028]D8VSS[029]D11VSS[030]D13VSS[031]D16VSS[032]D19VSS[033]D23VSS[034]D26VSS[035]E3VSS[036]E6VSS[037]E8VSS[038]E11VSS[039]E14VSS[040]E16VSS[041]E19VSS[042]E21VSS[043]E24VSS[044]F5VSS[045]F8VSS[046]F11VSS[047]F13VSS[048]F16VSS[049]F19VSS[050]F2VSS[051]F22VSS[052]F25VSS[053]G4VSS[054]G1VSS[055]G23VSS[056]G26VSS[057]H3VSS[058]H6VSS[059]H21VSS[060]H24VSS[061]J2VSS[062]J5VSS[063]J22VSS[064]J25VSS[065]K1VSS[066]K4VSS[067]K23VSS[068]K26VSS[069]L3VSS[070]L6VSS[071]L21VSS[072]L24VSS[073]M2VSS[074]M5VSS[075]M22VSS[076]M25VSS[077]N1VSS[078]N4VSS[079]N23VSS[080]N26VSS[081]P3 VSS[162] A25

VSS[161] AF21VSS[160] AF19VSS[159] AF16VSS[158] AF13VSS[157] AF11VSS[156] AF8VSS[155] AF6VSS[154] A2VSS[153] AE26VSS[152] AE23VSS[151] AE19

VSS[083] P21VSS[084] P24VSS[085] R2VSS[086] R5VSS[087] R22VSS[088] R25VSS[089] T1VSS[090] T4VSS[091] T23VSS[092] T26VSS[093] U3VSS[094] U6VSS[095] U21VSS[096] U24VSS[097] V2VSS[098] V5VSS[099] V22VSS[100] V25VSS[101] W1VSS[102] W4VSS[103] W23VSS[104] W26VSS[105] Y3

VSS[107] Y21VSS[108] Y24VSS[109] AA2VSS[110] AA5VSS[111] AA8VSS[112] AA11VSS[113] AA14VSS[114] AA16VSS[115] AA19VSS[116] AA22VSS[117] AA25VSS[118] AB1VSS[119] AB4VSS[120] AB8VSS[121] AB11VSS[122] AB13VSS[123] AB16VSS[124] AB19VSS[125] AB23VSS[126] AB26VSS[127] AC3VSS[128] AC6VSS[129] AC8VSS[130] AC11VSS[131] AC14VSS[132] AC16VSS[133] AC19VSS[134] AC21VSS[135] AC24VSS[136] AD2VSS[137] AD5VSS[138] AD8VSS[139] AD11VSS[140] AD13VSS[141] AD16VSS[142] AD19VSS[143] AD22VSS[144] AD25VSS[145] AE1VSS[146] AE4

VSS[106] Y6

VSS[001]A4

VSS[149] AE14VSS[150] AE16

VSS[147] AE8

VSS[163] AF25

C545

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C604

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C580

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C198

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C206

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C202

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C213

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C590

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C591

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C574

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

R491100 1% 1/16W SMT0402 LR

C208

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C552

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C572

0.1uF 16V 10% SM

D0603 X7R

LR

C573

0.1uF 16V 10% SM

D0603 X7R

LR

C581

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C599

0.01uF 16V 10% SM

T0402 X7R LR

C565

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

U9C


VCC[001]A7VCC[002]A9VCC[003]A10VCC[004]A12VCC[005]A13VCC[006]A15VCC[007]A17VCC[008]A18VCC[009]A20VCC[010]B7VCC[011]B9VCC[012]B10VCC[013]B12VCC[014]B14VCC[015]B15VCC[016]B17VCC[017]B18VCC[018]B20VCC[019]C9VCC[020]C10VCC[021]C12VCC[022]C13VCC[023]C15VCC[024]C17VCC[025]C18VCC[026]D9VCC[027]D10VCC[028]D12VCC[029]D14VCC[030]D15VCC[031]D17VCC[032]D18VCC[033]E7VCC[034]E9VCC[035]E10VCC[036]E12VCC[037]E13VCC[038]E15VCC[039]E17VCC[040]E18VCC[041]E20VCC[042]F7VCC[043]F9VCC[044]F10VCC[045]F12VCC[046]F14VCC[047]F15VCC[048]F17VCC[049]F18VCC[050]F20VCC[051]AA7VCC[052]AA9VCC[053]AA10VCC[054]AA12VCC[055]AA13VCC[056]AA15VCC[057]AA17VCC[058]AA18VCC[059]AA20VCC[060]AB9VCC[061]AC10VCC[062]AB10VCC[063]AB12VCC[064]AB14VCC[065]AB15VCC[066]AB17VCC[067]AB18

VCC[068] AB20VCC[069] AB7VCC[070] AC7VCC[071] AC9VCC[072] AC12VCC[073] AC13VCC[074] AC15VCC[075] AC17VCC[076] AC18VCC[077] AD7VCC[078] AD9VCC[079] AD10VCC[080] AD12VCC[081] AD14VCC[082] AD15VCC[083] AD17VCC[084] AD18VCC[085] AE9VCC[086] AE10VCC[087] AE12VCC[088] AE13VCC[089] AE15VCC[090] AE17VCC[091] AE18VCC[092] AE20VCC[093] AF9VCC[094] AF10VCC[095] AF12VCC[096] AF14VCC[097] AF15VCC[098] AF17VCC[099] AF18VCC[100] AF20

VCCA[01] B26

VCCP[03] J6VCCP[04] K6VCCP[05] M6VCCP[06] J21VCCP[07] K21VCCP[08] M21VCCP[09] N21VCCP[10] N6VCCP[11] R21VCCP[12] R6VCCP[13] T21VCCP[14] T6VCCP[15] V21VCCP[16] W21

VCCSENSE AF7

VID[0] AD6VID[1] AF5VID[2] AE5VID[3] AF4VID[4] AE3VID[5] AF3VID[6] AE2

VSSSENSE AE7

VCCA[02] C26

VCCP[01] G21VCCP[02] V6

C546

0.1uF 16V 10% SM

D0603 X7R

LR

C543

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C218

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C577

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C212

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

R492100 1% 1/16W SMT0402 LR

C571

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

C231

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C561

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR

+ C609220uF 2V 20% 15m 7343 PANA LR

C547

0.1uF 16V 10% SM

D0603 X7R

LR

C219

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C544

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

THRM_VCC

QSMDAT_PMU

QSMCLK_PMU

QSMDAT_PMU

5VDDM

3VDDA

3VDDM

HOT_DOWN#

H_THERMDAQSMCLK_PMU

FAN1

H_THERMDC

3VDDM

5VDDM

5VDDM

3VDDA

5VDDM

3VDDM

3VDDM

3VDDA20,21,22,23,24,26,27,30,31,34,36,37,43,44,46,49,51,52,53

5VDDM23,29,30,31,32,38,40,41,42,51

3VDDM8,12,15,17,18,19,20,21,22,23,24,26,27,28,31,32,34,35,36,37,38,39,40,43,44,45,46,47,51,52,54,55

SMDAT_PMU46,49

FAN_PWM46

H_THERMDC 8

SMCLK_PMU46,49

H_THERMDA 8

HOT_DOWN#8,46

FAN_SPEED46

SMB_DAT_THERM117,18,19,22,34,44,45

SMB_CLK_THERM117,18,19,22,34,44,45

SMB_DAT_THERM217,18,19,22,34,44,45

SMB_CLK_THERM217,18,19,22,34,44,45

PM_EXTTS#012,18

OT_ENV46

Title


Date: Sheet of


CPU Thermal 0.1


C



THERMAL SENSOR

10mil

20mil

10mil10 mil

GND

GND

THERMDA

10 mil

10 milTHERMDC10 mil

Minimum

Confidential

30mil

1/29 EMI

7/20 EMI modify

7/25 modify

Close to bottom side DDR socket

Close to switch buttom

8/6 modify

8/15 modify

8/15 modify

8/28 modify

C7490.1uF 16V 80-20% SMT0402 Y5V LR(NU)

U45

LNR-IC Temperature Sensor G752P82U 3.0-5.5V MSOP-8 8PIN GMT LR

SMBDATA1

SMBCLK2

O.S.3

GND4 A2 5

A1 6

A0 7

+Vs 8

R528100 5% 1/16W SMT0402 LR

R932.2K 5% 1/16W SMT0402 LR(NU)

R693

0 5% 1/16W SMT0402 LR

U46


SMBDATA1

SMBCLK2

O.S.3

GND4 A2 5

A1 6

A0 7

+Vs 8

Q15

TRANS M-FET-N 2N7002 60V 115mA SOT-23 3PIN PSI LR(NU)

D S

G

D9DIODE ZENER GLZ6.2B 6.2V 20mA MINI-MELF 2PIN PSI LR (NU) P

N

R535

10K 5% 1/16W SMT0402 LR

C744

MO

-CAP 1000pF 16V 10%

SMT0402 X7R

LR

U30


VCC 1

D+ 2

D- 3

THM# 4GND5

ALRT#6

SDATA7

SCLK8

R1140 5% 1/16W SMT0402 LR

RP5410K 5% SMT1010 1/16W 4P2R LR(NU)

1 24 3

C743

MO

-CAP 1000pF 16V 10%

SMT0402 X7R

LR

R694

0 5% 1/16W SMT0402 LR

CN10

CON HR A1250WV-S-03P SMD 3Pin P=1.25 Wire S/T LR20-24197-30

112233

4 4

5 5

C6100.1uF 16V 80-20% SMT0402 Y5V LR

C6022200pF 50V 10% SMT0402 X7R LR

Q13

TRANS M-FET-N 2N7002 60V 115mA SOT-23 3PIN PSI LR(NU)

D S

G

Q17NPN PDTC144EU SOT-323 PHILIPS LR

EC

B

C1401000pF 50V 10% SMT0402 X7R LR(NU)

C7500.1uF 16V 80-20% SMT0402 Y5V LR(NU)

Q16

TRANS M-FET-P APM2301AAC-TRL -20V -3A SOT23 3PIN ANPEC LR

G

DS

R691

0 5% 1/16W SMT0402 LR

R1161K 5% 1/16W SMT0402 LR

C125

0.1uF 16V 80-20% SMT0603 Y5V LR

10

10

9

9

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

H H

G G

F F

E E

D D

C C

B B

A A

H_A#15

H_A#5

H_A#11

H_A#9

H_A#13H_A#14

H_A#6

H_A#12

H_A#16

H_A#8

H_A#10

H_A#3H_A#4

H_A#7

H_A#23

H_A#26

H_A#21

H_A#30

H_A#25

H_A#28H_A#29

H_A#20

H_A#31

H_A#24

H_A#18H_A#17

H_A#27

H_A#19

H_A#22

H_A#[35..3]

H_REQ#0

H_REQ#2

H_REQ#4H_REQ#3

H_REQ#1

H_REQ#[4..0]

H_SWING

H_RCOMP

H_SCOMP#

H_SCOMP

H_SWINGH_RCOMP

H_SCOMP#H_SCOMP

H_AVREF

H_DVREF

H_A#32H_A#33H_A#34H_A#35

1.05VDDM

H_D#17

H_D#46

H_D#14

H_D#42

H_D#61

H_D#44

H_D#18

H_D#53

H_D#43

H_D#41

H_D#62

H_D#27H_D#28

H_D#8

H_D#31

H_D#34

H_D#19

H_D#47

H_D#45

H_D#55

H_D#[63..0]

H_D#48

H_D#22

H_D#38

H_D#32

H_D#12

H_D#56

H_D#13

H_D#37

H_D#25

H_D#3

H_D#1

H_D#54

H_D#29

H_D#9

H_D#33

H_D#24

H_D#57

H_D#59

H_D#49

H_D#40

H_D#2

H_D#21

H_D#0

H_D#52

H_D#60

H_D#6

H_D#16H_D#15

H_D#39

H_D#26

H_D#30

H_D#10

H_D#35

H_D#50

H_D#11

H_D#4H_D#5

H_D#36

H_D#51

H_D#58

H_D#7

H_D#63

H_D#20

H_D#23

1.05VDDM

1.05VDDM

1.05VDDM

1.05VDDM

1.05VDDM8,9,14,15,17,21,23,52

H_ADSTB#0 8

H_DINV#3 8

H_DSTBP#1 8

H_BREQ# 8

H_D#[63..0]8

H_HITM# 8

H_DSTBN#3 8

H_DINV#1 8

H_DBSY# 8

H_DSTBP#2 8

H_HIT# 8

H_DSTBN#1 8

H_DRDY# 8

H_DINV#2 8

H_DINV#0 8

H_DSTBN#2 8

H_REQ#[4..0] 8

H_DSTBP#0 8

H_DSTBN#0 8

H_ADS# 8

H_ADSTB#1 8

H_A#[35..3] 8

H_BNR# 8

H_DSTBP#3 8

H_DPWR# 8

CLK_MCH_BCLK 17CLK_MCH_BCLK# 17

H_LOCK# 8

H_BPRI# 8

H_CPURST#8

H_DEFER# 8

H_RS#0 8H_RS#1 8H_RS#2 8

H_CPUSLP#8

H_TRDY# 8

Title


Date: Sheet of


Crestline Host (1/6) 0.1


C


MR030>Merom+Crestline GM965+ICH8MConfidential

NB 965PM05-23767-01 (REV. B0)

NB 965GM05-23768-01 (REV. B0)

7/27 modify

R14354.9 1% 1/16W SMT0402 LR Sn

C2070.1uF 10V 10% SMT0402 X5R LR

R139100 1% 1/16W SMT0402 LR

R14254.9 1% 1/16W SMT0402 LR Sn

R1301K 1% 1/16W SMT0402 LR

R1312K 1% 1/16W SMT0402 LR

12

R141RES 24.9 1% 1/16W SMT0402 LR

R140RES 221 1% 1/16W SMT0402 LR

C2170.1uF 10V 10% SMT0402 X5R LR

R135SPWR 0 5% 1/16W 0402

HOST

U8A

CRESTLINE_1p0

H_A#_10 G17H_A#_11 C14H_A#_12 K16H_A#_13 B13H_A#_14 L16H_A#_15 J17H_A#_16 B14H_A#_17 K19H_A#_18 P15H_A#_19 R17H_A#_20 B16H_A#_21 H20H_A#_22 L19H_A#_23 D17H_A#_24 M17H_A#_25 N16H_A#_26 J19H_A#_27 B18H_A#_28 E19H_A#_29 B17

H_A#_3 J13

H_A#_30 B15H_A#_31 E17

H_A#_4 B11H_A#_5 C11H_A#_6 M11H_A#_7 C15H_A#_8 F16H_A#_9 L13

H_ADS# G12H_ADSTB#_0 H17H_ADSTB#_1 G20

H_BNR# C8H_BPRI# E8

H_BREQ# F12

HPLL_CLK# AM7

H_CPURST#B6

HPLL_CLK AM5

H_D#_0E2

H_REQ#_2 A11H_REQ#_3 H13

H_D#_1G2

H_D#_10M10

H_D#_20M3

H_D#_30W3

H_D#_40AB2

H_D#_50AJ14

H_D#_60AE5

H_D#_8N8H_D#_9H2

H_DBSY# C10

H_D#_11N12H_D#_12N9H_D#_13H5H_D#_14P13H_D#_15K9H_D#_16M2H_D#_17W10H_D#_18Y8H_D#_19V4

H_D#_2G7

H_D#_21J1H_D#_22N5H_D#_23N3H_D#_24W6H_D#_25W9H_D#_26N2H_D#_27Y7H_D#_28Y9H_D#_29P4

H_D#_3M6

H_D#_31N1H_D#_32AD12H_D#_33AE3H_D#_34AD9H_D#_35AC9H_D#_36AC7H_D#_37AC14H_D#_38AD11H_D#_39AC11

H_D#_4H7

H_D#_41AD7H_D#_42AB1H_D#_43Y3H_D#_44AC6H_D#_45AE2H_D#_46AC5H_D#_47AG3H_D#_48AJ9H_D#_49AH8

H_D#_5H3

H_D#_51AE9H_D#_52AE11H_D#_53AH12H_D#_54AJ5H_D#_55AH5H_D#_56AJ6H_D#_57AE7H_D#_58AJ7H_D#_59AJ2

H_D#_6G4

H_D#_61AJ3H_D#_62AH2H_D#_63AH13

H_D#_7F3

H_DEFER# D6

H_DINV#_0 K5H_DINV#_1 L2H_DINV#_2 AD13H_DINV#_3 AE13

H_DPWR# H8H_DRDY# K7

H_DSTBN#_0 M7H_DSTBN#_1 K3H_DSTBN#_2 AD2H_DSTBN#_3 AH11

H_DSTBP#_0 L7H_DSTBP#_1 K2H_DSTBP#_2 AC2H_DSTBP#_3 AJ10

H_SCOMPW1

H_AVREFB9H_DVREFA9

H_TRDY# B7

H_HIT# E4H_HITM# C6

H_LOCK# G10

H_REQ#_0 M14H_REQ#_1 E13

H_REQ#_4 B12

H_A#_32 C18H_A#_33 A19H_A#_34 B19H_A#_35 N19

H_SWINGB3

H_CPUSLP#E5

H_RCOMPC2

H_RS#_0 E12H_RS#_1 D7H_RS#_2 D8

H_SCOMP#W2

10

10

9

9

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

H H

G G

F F

E E

D D

C C

B B

A A

PM_EXTTS#0

MCH_CFG_19

PM_EXTTS#1

SM_RCOMP_VOH

DFGT_VID_3

MCH_CFG_16

RST_IN#_MCH

DFGT_VID_1DFGT_VID_2

MCH_CFG_13

DFGT_VID_0

SM_RCOMP_VOL

MCH_CFG_9

CL_REFCL_REF

MCH_CFG_12

SM_RCOMP_VOH

SM_RCOMP_VOL

MCH_CFG_5

MCH_CFG_20

CLK_MCH_OE#

PEG

_CO

MP

MCH_CFG_5

MCH_CFG_12MCH_CFG_9

MCH_CFG_19

MCH_CFG_16

MCH_CFG_20

MCH_CFG_13

SM_RCOMP#SM_RCOMP

3VDDM

1.8VDDS

M_VREF

TV_DCONSEL1TV_DCONSEL0

SDVO_CTRL_DATASDVO_CTRL_CLK

DMI_TXP3DMI_TXP2DMI_TXP1DMI_TXP0

DMI_TXN2DMI_TXN3

DMI_TXN1DMI_TXN0

DMI_RXP1DMI_RXP2

DMI_RXP0

DMI_RXP3

DMI_RXN3DMI_RXN2DMI_RXN1DMI_RXN0

PM_EXTTS#0PM_EXTTS#1

CLK_MCH_OE#

1.25VDDM_PEG

1.25VDDM

TV_DCONSEL1TV_DCONSEL0

5VDDM

Q_VECLKQ_VEDAT

1.8VDDS

1.8VDDS

1.25VDDM

3VDDM

1.8VDDSM_VREF

3VDDM

1.25VDDM_PEG

3VDDM

1.8VDDS14,15,18,19,53,55

3VDDM8,10,15,17,18,19,20,21,22,23,24,26,27,28,31,32,34,35,36,37,38,39,40,43,44,45,46,47,51,52,54,55

M_VREF18,19,53

1.25VDDM_PEG15

1.25VDDM15,17,23,55

5VDDM10,23,29,30,31,32,38,40,41,42,51

LVDS_DDC_CLK27LVDS_DDC_DATA27

LVDS_TXOUT_L1P27

LVDS_TXOUT_L1N27

LVDS_TXOUT_L0P27

LVDS_TXCLK_LP27

LVDS_TXOUT_L2P27

LVDS_TXOUT_L0N27

LVDS_TXOUT_L2N27

LVDS_TXCLK_LN27

MCH_BSEL017

MCH_BSEL217

CL_DATA0 22CL_CLK0 22

CL_RST#0 22

MCH_BSEL117

SDVO_CTRL_CLK 28SDVO_CTRL_DATA 28

DREFSSCLK# 17DREFSSCLK 17

DREFCLK 17DREFCLK# 17

H_DPRSTP#8,21,47

CLK_PCIE_3GPLL 17

PM_DPRSLPVR22,47,54

PLT_RST#20,28

CLK_PCIE_3GPLL# 17

PM_EXTTS#119DELAY_VR_PWRGOOD24,47

PM_EXTTS#010,18

MPWROK 22,24,46

DMI_TXP1 20DMI_TXP2 20

DMI_TXP0 20

DMI_TXP3 20

DMI_TXN1 20

DMI_TXN3 20DMI_TXN2 20

DMI_TXN0 20

SDVOB_REDN 28SDVOB_GREENN 28SDVOB_BLUEN 28SDVOB_CLKN 28

SDVOB_GREENP 28

SDVOB_CLKP 28

SDVOB_REDP 28

SDVOB_BLUEP 28

SDVOB_INTN 28

SDVOB_INTP 28

LCD_BRIGHTNESS27,46LVDS_ENABKL46

LVDS_ENALCD27

M_CLK_DDR#1 18M_CLK_DDR#0 18

M_CS#1 18

M_CS#3 19

M_CLK_DDR#4 19

M_ODT2 19

M_ODT0 18

M_CS#2 19

M_CLK_DDR#3 19

M_CKE3 19

M_ODT3 19

M_ODT1 18

M_CKE4 19

M_CLK_DDR1 18

MCH_ICH_SYNC# 22

M_CS#0 18

M_CLK_DDR4 19

CLK_MCH_OE# 17

DFGT_VID_0 54PM_BMBUSY#22 DFGT_VID_1 54

DFGT_VID_2 54DFGT_VID_3 54

M_CKE0 18

DFGT_VR_EN 54

M_CKE1 18

M_CLK_DDR3 19

M_CLK_DDR0 18

PM_THRMTRIP#8,21

DMI_RXP3 20

DMI_RXP0 20

DMI_RXP2 20DMI_RXP1 20

DMI_RXN2 20

DMI_RXN0 20

DMI_RXN3 20

DMI_RXN1 20

M_A_A1418M_B_A1419

Title


Date: Sheet of


Crestline DMI/Graphic (2/6) 0.1


C



20miles

0 = Dynamic ODT Disabled

1 = DMI * 4 ( Default )

CFG19

CFG [12:13]

CFG [2:0]

1 = SDVO or PCIE X1 are operatingsimulaneously via the PEG port.

00 = Clock Gating Disable

011 = 667 MT/s ( 677MHz ) FSB

11 = Normal Operation ( Default )

CFG20

CFG5

0 = Only SDVO or PCIE X1 is operationl ( default )

001 = 533 MT/s ( 533MHz ) FSB

CFG9

10 = All Z Mode Enable

CFG16

01 = XOR Mode Enabled

0 = DMI * 21 = VCC->1.5V

GMCH Strapping Requirements

0 = Lane Reverse

1 = DMI Lane Reversal Enabled ( Default )

1 = Normal Operation ( Default )

For Crestline

R? , R?

80.6 ohmFor Calero

20 ohm

Confidential

0 = VCC->1.05V ( Default )CFG18

(DMI lane)0 = Normal ( Default )1 = Lanes Reversed

(PCIE)

8/15 modify

7/4 modify

7/6 modify

7/6 modify

7/6 modify

0801 modify

8/15 modify

8/28 modify

8/28 modify

R489 4.02K 1% 1/10W SMT0603 LR(NU)

R439 75 1% 1/16W SMT0402 LRC460 MO-CAP 0.1UF 16V 10% SMT0402 X7R LR

R1071K 1% 1/16W SMT0402 LR

R482 75 1% 1/16W SMT0402 LR

R413 0 5% 1/16W SMT0402 LR(NU)

R488 4.02K 1% 1/10W SMT0603 LR(NU)

R428 4.02K 1% 1/10W SMT0603 LR(NU)

R438RES 1.3K 1% 1/16W SMT0402 RR0510S-132-FN CYNTEC LR

C455 MO-CAP 0.1UF 16V 10% SMT0402 X7R LR

R715 0 5% 1/16W SMT0402 LR(NU)

R1251K 1% 1/16W SMT0402 LR

R476 75 1% 1/16W SMT0402 LR

R493 0 5% 1/16W SMT0402 LR

R486 4.02K 1% 1/10W SMT0603 LR(NU)

RP600 5% SMT1010 1/16W 4P2R LR

12

43

R129 RES 20 1% 1/16W SMT0402 LR

C185

2.2uF 6.3V 80-20% SM

T0603 Y5V LR

R481 75 1% 1/16W SMT0402 LR

R716 0 5% 1/16W SMT0402 LR(NU)

R421 SHW 0 5% 1/16W 0402

R1231K 1% 1/16W SMT0402 LR

C192

2.2uF 6.3V 80-20% SM

T0603 Y5V LR

R494 10K 1% 1/16W SMT0402 LR(NU)

R430 20K 1% 1/16W SMT0402 LR

PM

MISC

NC

DDR MUXING

CLK

DMICF

GRSVD

GRAPHICS VID

ME

U8B

CRESTLINE_1p0

SM_CK_0 AV29SM_CK_1 BB23

RSVD28BF23

SM_CK_3 BA25

SM_CK#_0 AW30SM_CK#_1 BA23

RSVD29BG23

SM_CK#_3 AW25

SM_CKE_0 BE29SM_CKE_1 AY32SM_CKE_3 BD39SM_CKE_4 BG37

SM_CS#_0 BG20SM_CS#_1 BK16SM_CS#_2 BG16SM_CS#_3 BE13

RSVD34BH39

SM_ODT_0 BH18SM_ODT_1 BJ15SM_ODT_2 BJ14SM_ODT_3 BE16

SM_RCOMP BL15SM_RCOMP# BK14

SM_VREF_0 AR49SM_VREF_1 AW4

CFG_18L32CFG_19N33

CFG_2N24

CFG_0P27CFG_1N27

CFG_20L35

CFG_3C21CFG_4C23CFG_5F23CFG_6N23CFG_7G23CFG_8J20CFG_9C20CFG_10R24CFG_11L23CFG_12J23CFG_13E23CFG_14E20CFG_15K23CFG_16M20CFG_17M24

PM_BM_BUSY#G41

PM_EXT_TS#_0L36PM_EXT_TS#_1J36PWROKAW49RSTIN#AV20

DPLL_REF_CLK B42DPLL_REF_CLK# C42

DPLL_REF_SSCLK H48DPLL_REF_SSCLK# H47

DMI_RXN_0 AN47DMI_RXN_1 AJ38DMI_RXN_2 AN42DMI_RXN_3 AN46

DMI_RXP_0 AM47DMI_RXP_1 AJ39DMI_RXP_2 AN41DMI_RXP_3 AN45

DMI_TXN_0 AJ46DMI_TXN_1 AJ41DMI_TXN_2 AM40DMI_TXN_3 AM44

DMI_TXP_0 AJ47DMI_TXP_1 AJ42DMI_TXP_2 AM39DMI_TXP_3 AM43

RSVD10AR37

RSVD12AL36RSVD11AM36

RSVD13AM37

RSVD22BJ20RSVD23BK22RSVD24BF19RSVD25BH20RSVD26BK18

PM_DPRSTP#L39

SM_CK_4 AV23

SM_CK#_4 AW23

RSVD30BC23RSVD31BD24

RSVD35AW20RSVD36BK20

RSVD5AR12RSVD6AR13RSVD7AM12RSVD8AN13

RSVD1P36RSVD2P37RSVD3R35RSVD4N35

GFX_VID_0 E35GFX_VID_1 A39GFX_VID_2 C38GFX_VID_3 B39

GFX_VR_EN E36

RSVD27BJ18

SM_RCOMP_VOH BK31SM_RCOMP_VOL BL31

THERMTRIP#N20DPRSLPVRG36

RSVD9J12

CL_CLK AM49CL_DATA AK50

CL_PWROK AT43CL_RST# AN49CL_VREF AM50

RSVD37C48RSVD38D47RSVD39B44RSVD40C44

RSVD32BJ29RSVD33BE24

RSVD21B51

NC_1BJ51NC_2BK51NC_3BK50NC_4BL50NC_5BL49NC_6BL3NC_7BL2NC_8BK1NC_9BJ1NC_10E1NC_11A5NC_12C51NC_13B50NC_14A50NC_15A49

SDVO_CTRL_CLK H35SDVO_CTRL_DATA K36

CLK_REQ# G39

RSVD14D20

ICH_SYNC# G40

RSVD20H10

RSVD41A35RSVD42B37RSVD43B36RSVD44B34RSVD45C34

PEG_CLK# K45PEG_CLK K44

TEST_1 A37NC_16BK2 TEST_2 R32

R423 10K 5% 1/16W SMT0402 LR

R412RES 24.9 1% 1/16W SMT0402 LR

R451 2.2K 5% 1/16W SMT0402 LR

R111RES 392 1% 1/16W SMT0402 LR



R422100K 5% 1/16W SMT0402 LR

R490 4.02K 1% 1/10W SMT0603 LR(NU)

R480 4.02K 1% 1/10W SMT0603 LR(NU)

R427 2.2K 5% 1/16W SMT0402 LR(NU)R432 2.2K 5% 1/16W SMT0402 LR(NU)

R461 2.2K 5% 1/16W SMT0402 LR

R429 4.02K 1% 1/10W SMT0603 LR(NU)

C1490.1uF 10V 10% SMT0402 X5R LR

R483 75 1% 1/16W SMT0402 LR

R1243.01K 1% 1/10W 0603 LR



R487100 5% 1/16W SMT0402 LR

C190

0.01uF 16V 10% SM

T0402 X7R LR

R475 75 1% 1/16W SMT0402 LR

C186

0.01uF 16V 10% SM

T0402 X7R LR

R404RES 2.4K 1% 1/16W SMT0402 LR



R128 RES 20 1% 1/16W SMT0402 LR

R495 10K 1% 1/16W SMT0402 LR(NU)

RP50

10K 5% SMT1010 1/16W 4P2R LR12

43

R122 0 5% 1/16W SMT0402 LR

LVDS

PCI-EXPRESS GRAPHICS

TV

VGA

U8C

CRESTLINE_1p0

PEG_COMPI N43PEG_COMPO M43

PEG_RX#_0 J51PEG_RX#_1 L51PEG_RX#_2 N47PEG_RX#_3 T45PEG_RX#_4 T50PEG_RX#_5 U40PEG_RX#_6 Y44PEG_RX#_7 Y40PEG_RX#_8 AB51PEG_RX#_9 W49

PEG_RX#_10 AD44PEG_RX#_11 AD40PEG_RX#_12 AG46PEG_RX#_13 AH49PEG_RX#_14 AG45PEG_RX#_15 AG41

PEG_RX_0 J50PEG_RX_1 L50PEG_RX_2 M47PEG_RX_3 U44PEG_RX_4 T49PEG_RX_5 T41PEG_RX_6 W45PEG_RX_7 W41PEG_RX_8 AB50PEG_RX_9 Y48

PEG_RX_10 AC45PEG_RX_11 AC41PEG_RX_12 AH47PEG_RX_13 AG49PEG_RX_14 AH45PEG_RX_15 AG42

PEG_TX#_0 N45

PEG_TX#_10 AC46

PEG_TX#_3 N51PEG_TX#_4 R50PEG_TX#_5 T42PEG_TX#_6 Y43PEG_TX#_7 W46PEG_TX#_8 W38PEG_TX#_9 AD39

PEG_TX#_1 U39

PEG_TX#_11 AC49PEG_TX#_12 AC42PEG_TX#_13 AH39PEG_TX#_14 AE49PEG_TX#_15 AH44

PEG_TX#_2 U47

PEG_TX_0 M45PEG_TX_1 T38PEG_TX_2 T46PEG_TX_3 N50PEG_TX_4 R51PEG_TX_5 U43PEG_TX_6 W42PEG_TX_7 Y47PEG_TX_8 Y39PEG_TX_9 AC38

PEG_TX_10 AD47PEG_TX_11 AC50PEG_TX_12 AD43PEG_TX_13 AG39PEG_TX_14 AE50PEG_TX_15 AH43

L_CTRL_CLKE39L_CTRL_DATAE40L_DDC_CLKC37L_DDC_DATAD35L_VDD_ENK40

LVDS_IBGL41LVDS_VBGL43LVDS_VREFHN41LVDS_VREFLN40LVDSA_CLK#D46LVDSA_CLKC45

LVDSA_DATA#_0G51LVDSA_DATA#_1E51LVDSA_DATA#_2F49

LVDSA_DATA_1E50LVDSA_DATA_2F48

LVDSB_CLK#D44LVDSB_CLKE42

LVDSB_DATA#_0G44LVDSB_DATA#_1B47LVDSB_DATA#_2B45

LVDSB_DATA_1A47LVDSB_DATA_2A45

L_BKLT_ENH39

TVA_DACE27TVB_DACG27TVC_DACK27

TVA_RTNF27TVB_RTNJ27TVC_RTNL27

CRT_BLUEH32CRT_BLUE#G32

CRT_DDC_CLKK33CRT_DDC_DATAG35

CRT_GREENK29CRT_GREEN#J29

CRT_HSYNCF33CRT_TVO_IREFC32

CRT_REDF29CRT_RED#E29

CRT_VSYNCE33

LVDSA_DATA_0G50

LVDSB_DATA_0E44

L_BKLT_CTRLJ40

TV_DCONSEL_0M35TV_DCONSEL_1P33

10

10

9

9

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

H H

G G

F F

E E

D D

C C

B B

A A

M_A_DQ0M_A_DQ1M_A_DQ2M_A_DQ3M_A_DQ4

M_A_DQ6M_A_DQ5

M_A_DQ7

M_A_DQ15M_A_DQ14M_A_DQ13

M_A_DQ8

M_A_DQ10M_A_DQ9

M_A_DQ11M_A_DQ12

M_A_DQ23M_A_DQ22

M_A_DQ31

M_A_DQ21

M_A_DQ24

M_A_DQ16

M_A_DQ27

M_A_DQ18M_A_DQ17

M_A_DQ19

M_A_DQ28

M_A_DQ30

M_A_DQ26

M_A_DQ20

M_A_DQ29

M_A_DQ25

M_A_DQ56

M_A_DQ39

M_A_DQ61

M_A_DQ53M_A_DQ54

M_A_DQ38

M_A_DQ60

M_A_DQ57

M_A_DQ47

M_A_DQ63

M_A_DQ48

M_A_DQ37

M_A_DQ40

M_A_DQ58

M_A_DQ32

M_A_DQ49

M_A_DQ52

M_A_DQ50

M_A_DQ43

M_A_DQ34M_A_DQ33

M_A_DQ62

M_A_DQ35

M_A_DQ44

M_A_DQ46

M_A_DQ42

M_A_DQ59

M_A_DQ36

M_A_DQ51

M_A_DQ45

M_A_DQ41

M_A_DQ55

M_A_DQ[63..0]

M_A_DM[7..0]

M_B_DQ[63..0]

M_B_DQ0M_B_DQ1M_B_DQ2M_B_DQ3

M_B_DQ7

M_B_DQ4M_B_DQ5M_B_DQ6

M_B_DQ11

M_B_DQ13M_B_DQ14

M_B_DQ8M_B_DQ9

M_B_DQ12

M_B_DQ10

M_B_DQ15

M_B_DQ30

M_B_DQ27

M_B_DQ25

M_B_DQ29

M_B_DQ19

M_B_DQ28

M_B_DQ21M_B_DQ22

M_B_DQ26

M_B_DQ16M_B_DQ17

M_B_DQ20

M_B_DQ18

M_B_DQ31

M_B_DQ23M_B_DQ24

M_B_DQ59

M_B_DQ50

M_B_DQ56

M_B_DQ63

M_B_DQ46

M_B_DQ48

M_B_DQ61

M_B_DQ43

M_B_DQ41

M_B_DQ45

M_B_DQ35

M_B_DQ54

M_B_DQ44

M_B_DQ53

M_B_DQ37M_B_DQ38

M_B_DQ60

M_B_DQ42

M_B_DQ32M_B_DQ33

M_B_DQ62

M_B_DQ52

M_B_DQ36

M_B_DQ58M_B_DQ57

M_B_DQ34

M_B_DQ51

M_B_DQ47

M_B_DQ39

M_B_DQ55

M_B_DQ40

M_B_DQ49

M_B_DM[7..0]

M_B_A[13..0]M_B_A0M_B_A1M_B_A2M_B_A3M_B_A4M_B_A5M_B_A6M_B_A7M_B_A8M_B_A9M_B_A10M_B_A11M_B_A12M_B_A13

M_A_A1M_A_A1

M_A_A5M_A_A5

M_A_A8M_A_A8

M_A_A0M_A_A0

M_A_A6M_A_A6

M_A_A2M_A_A2M_A_A3M_A_A4

M_A_A9

M_A_A12M_A_A13

M_A_A11

M_A_A7

M_A_A10

M_A_A[13..0]

M_A_DQS#3M_A_DQS#3

M_A_DQS4M_A_DQS4M_A_DQS3M_A_DQS3

M_A_DQS#5M_A_DQS#5

M_A_DQS#2M_A_DQS#2M_A_DQS#1M_A_DQS#1

M_A_DQS2M_A_DQS2M_A_DQS1M_A_DQS1

M_A_DQS#0M_A_DQS#0

M_A_DQS#7M_A_DQS#7

M_A_DQS0M_A_DQS0

M_A_DQS7M_A_DQS7

M_A_DQS#6M_A_DQS#6

M_A_DQS#4M_A_DQS#4

M_A_DQS6M_A_DQS6M_A_DQS5

M_A_DQS#[7..0]

M_A_DQS[7..0]

M_A_DM0M_A_DM0M_A_DM1M_A_DM1M_A_DM2M_A_DM2

M_A_DM4M_A_DM4M_A_DM3M_A_DM3

M_A_DM6M_A_DM6M_A_DM5M_A_DM5

M_A_DM7M_A_DM7

M_B_DQS0M_B_DQS1M_B_DQS2M_B_DQS3M_B_DQS4M_B_DQS5M_B_DQS6M_B_DQS7M_B_DQS#0M_B_DQS#1M_B_DQS#2M_B_DQS#3M_B_DQS#4M_B_DQS#5M_B_DQS#6M_B_DQS#7

M_B_DQS[7..0]

M_B_DQS#[7..0]

M_B_DM0M_B_DM1M_B_DM2M_B_DM3M_B_DM4M_B_DM5M_B_DM6M_B_DM7

M_A_DQ[63..0]18 M_B_DQ[63..0]19

M_B_A[13..0] 19M_A_A[13..0] 18

M_A_DQS#[7..0] 18

M_A_DQS[7..0] 18 M_B_DQS[7..0] 19

M_B_DQS#[7..0] 19

M_A_BS0 18M_A_BS1 18M_A_BS2 18M_A_CAS# 18

M_A_DM[7..0] 18

M_A_RAS# 18

M_A_WE# 18

M_B_BS2 19M_B_BS1 19M_B_BS0 19

M_B_RAS# 19

M_B_WE# 19

M_B_DM[7..0] 19

M_B_CAS# 19

Title


Date: Sheet of


Crestline DDR2 (3/6) 0.1


C



MiniDIN7

2. RGB signals should be routed on the same layer, have a similar number of bends,same number of vias

0.5"

150ohm

1. The minimum spacing between each RGB is 40-mils while 50-mils is preferred

Zo=37.5

FilterTV DAC

Zo=75

0.5"

4. TV DAC route lengths should be lenght match to within 200 mils

TV DAC Routing Guideline

TV IRTN

150ohm

0.2"

3. All routing should be done with ground referencing as well

12"

Zo=50

GMCH

Confidential

DDR SYSTEM MEMORY A

U8D

CRESTLINE_1p0

SA_DQ_0AR43SA_DQ_1AW44

SA_DQ_10BG47SA_DQ_11BJ45SA_DQ_12BB47SA_DQ_13BG50SA_DQ_14BH49SA_DQ_15BE45SA_DQ_16AW43SA_DQ_17BE44SA_DQ_18BG42SA_DQ_19BE40

SA_DQ_2BA45

SA_DQ_20BF44SA_DQ_21BH45SA_DQ_22BG40SA_DQ_23BF40SA_DQ_24AR40SA_DQ_25AW40SA_DQ_26AT39SA_DQ_27AW36SA_DQ_28AW41SA_DQ_29AY41

SA_DQ_3AY46

SA_DQ_30AV38SA_DQ_31AT38SA_DQ_32AV13SA_DQ_33AT13SA_DQ_34AW11SA_DQ_35AV11SA_DQ_36AU15SA_DQ_37AT11SA_DQ_38BA13SA_DQ_39BA11

SA_DQ_4AR41

SA_DQ_40BE10SA_DQ_41BD10SA_DQ_42BD8SA_DQ_43AY9SA_DQ_44BG10SA_DQ_45AW9SA_DQ_46BD7SA_DQ_47BB9SA_DQ_48BB5SA_DQ_49AY7

SA_DQ_5AR45

SA_DQ_50AT5SA_DQ_51AT7SA_DQ_52AY6SA_DQ_53BB7SA_DQ_54AR5SA_DQ_55AR8SA_DQ_56AR9SA_DQ_57AN3SA_DQ_58AM8SA_DQ_59AN10

SA_DQ_6AT42

SA_DQ_60AT9SA_DQ_61AN9SA_DQ_62AM9SA_DQ_63AN11

SA_DQ_7AW47SA_DQ_8BB45SA_DQ_9BF48

SA_BS_0 BB19SA_BS_1 BK19SA_BS_2 BF29

SA_CAS# BL17

SA_DM_0 AT45SA_DM_1 BD44SA_DM_2 BD42SA_DM_3 AW38SA_DM_4 AW13SA_DM_5 BG8SA_DM_6 AY5

SA_DQS_0 AT46SA_DQS_1 BE48SA_DQS_2 BB43SA_DQS_3 BC37SA_DQS_4 BB16SA_DQS_5 BH6SA_DQS_6 BB2SA_DQS_7 AP3

SA_DM_7 AN6

SA_DQS#_0 AT47SA_DQS#_1 BD47SA_DQS#_2 BC41SA_DQS#_3 BA37SA_DQS#_4 BA16SA_DQS#_5 BH7SA_DQS#_6 BC1SA_DQS#_7 AP2

SA_MA_0 BJ19SA_MA_1 BD20

SA_MA_10 BC19SA_MA_11 BE28SA_MA_12 BG30SA_MA_13 BJ16

SA_MA_2 BK27SA_MA_3 BH28SA_MA_4 BL24SA_MA_5 BK28SA_MA_6 BJ27SA_MA_7 BJ25SA_MA_8 BL28SA_MA_9 BA28

SA_RAS# BE18SA_RCVEN# AY20

SA_WE# BA19

DDR SYSTEM MEMORY B

U8E

CRESTLINE_1p0

SB_DQ_0AP49SB_DQ_1AR51

SB_DQ_10BA49SB_DQ_11BE50SB_DQ_12BA51SB_DQ_13AY49SB_DQ_14BF50SB_DQ_15BF49SB_DQ_16BJ50SB_DQ_17BJ44SB_DQ_18BJ43SB_DQ_19BL43

SB_DQ_2AW50

SB_DQ_20BK47SB_DQ_21BK49SB_DQ_22BK43SB_DQ_23BK42SB_DQ_24BJ41SB_DQ_25BL41SB_DQ_26BJ37SB_DQ_27BJ36SB_DQ_28BK41SB_DQ_29BJ40

SB_DQ_3AW51

SB_DQ_30BL35SB_DQ_31BK37SB_DQ_32BK13SB_DQ_33BE11SB_DQ_34BK11SB_DQ_35BC11SB_DQ_36BC13SB_DQ_37BE12SB_DQ_38BC12SB_DQ_39BG12

SB_DQ_4AN51

SB_DQ_40BJ10SB_DQ_41BL9SB_DQ_42BK5SB_DQ_43BL5SB_DQ_44BK9SB_DQ_45BK10SB_DQ_46BJ8SB_DQ_47BJ6SB_DQ_48BF4SB_DQ_49BH5

SB_DQ_5AN50

SB_DQ_50BG1SB_DQ_51BC2SB_DQ_52BK3SB_DQ_53BE4SB_DQ_54BD3SB_DQ_55BJ2SB_DQ_56BA3SB_DQ_57BB3SB_DQ_58AR1SB_DQ_59AT3

SB_DQ_6AV50

SB_DQ_60AY2SB_DQ_61AY3SB_DQ_62AU2SB_DQ_63AT2

SB_DQ_7AV49SB_DQ_8BA50SB_DQ_9BB50

SB_BS_0 AY17SB_BS_1 BG18SB_BS_2 BG36

SB_CAS# BE17

SB_DM_0 AR50SB_DM_1 BD49SB_DM_2 BK45SB_DM_3 BL39SB_DM_4 BH12SB_DM_5 BJ7SB_DM_6 BF3SB_DM_7 AW2

SB_DQS_0 AT50SB_DQS_1 BD50SB_DQS_2 BK46SB_DQS_3 BK39SB_DQS_4 BJ12SB_DQS_5 BL7SB_DQS_6 BE2SB_DQS_7 AV2

SB_DQS#_0 AU50SB_DQS#_1 BC50SB_DQS#_2 BL45SB_DQS#_3 BK38SB_DQS#_4 BK12SB_DQS#_5 BK7SB_DQS#_6 BF2SB_DQS#_7 AV3

SB_MA_0 BC18SB_MA_1 BG28

SB_MA_10 BG17SB_MA_11 BE37SB_MA_12 BA39SB_MA_13 BG13

SB_MA_2 BG25SB_MA_3 AW17SB_MA_4 BF25SB_MA_5 BE25SB_MA_6 BA29SB_MA_7 BC28SB_MA_8 AY28SB_MA_9 BD37

SB_RAS# AV16SB_RCVEN# AY18

SB_WE# BC17

10

10

9

9

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

H H

G G

F F

E E

D D

C C

B B

A A

VCCSM_LF7VCCSM_LF6VCCSM_LF5VCCSM_LF4VCCSM_LF3VCCSM_LF2VCCSM_LF1

1.8VDDS

1.05VDDM

1.5VDDM

VGA_VDD

1.05VDDM

1.05VDDM

1.05VDDM

1.05VDDM

1.8VDDS

1.5VDDM

VGA_VDD

1.05VDDM

VGA_VDD

1.05VDDM8,9,11,15,17,21,23,52

1.8VDDS12,15,18,19,53,55

1.5VDDM9,15,20,21,23,34,43,44,52

VGA_VDD54

Title


Date: Sheet of


Crestline Power (4/6) 0.1


C



308mils

20mils

VIA=540mA / 40mils

VIA=2400mA / 100mils

For AMT

VIA=1300mA /60mils

Confidential

10/2 MODIFY

VIA=7700mA / 320mils

1/29 EMI

02/07EMI

7/20 modify

7/20 modifyC

54810uF 6.3V 80-20%

SMT0603 Y5V H

=0.8mm

JMK107F106ZA-T TAIYO

LR(N

U)

C177

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM

K107F106ZA-T TAIYO LR

(NU

)

C520

0.22uF 10V +80-20% SM

T0402 Y5V LR

C569

0.22uF 10V +80-20% SM

T0402 Y5V LR

C522

0.1uF 10V 10% SM

T0402 X5R LR

C538

0.1uF 10V 10% SM

T0402 X5R LR

(NU

)

C178

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


(NU

)

C549

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


(NU

)

C510

0.1uF 10V 10% SM

T0402 X5R LR

C530

10uF 6.3V 10% SM

T0805 X5R C

2012X5R0J106K TD

K LR(N

U)

C533

0.1uF 10V 10% SM

T0402 X5R LR

C502

0.22uF 10V +80-20% SM

T0402 Y5V LR

D37

DIODE SWITCHING 1SS355 80V 100mA SOD-323 2PIN PSI LR

N P

POWER

VCC NCTF

VSS NCTF

VSS SCB

VCC AXM

VCC AXM NCTF

U8F

CRESTLINE_1p0

VCC_NCTF_1AB33

VCC_NCTF_20AK37

VCC_NCTF_29AP35

VCC_NCTF_42U31

VCC_NCTF_9AF33VCC_NCTF_10AF36VCC_NCTF_11AH33VCC_NCTF_12AH35VCC_NCTF_13AH36VCC_NCTF_14AH37VCC_NCTF_15AJ33

VCC_NCTF_17AK33VCC_NCTF_18AK35VCC_NCTF_19AK36

VCC_NCTF_2AB36

VCC_NCTF_24AL33VCC_NCTF_25AL35

VCC_NCTF_3AB37

VCC_NCTF_30AP36VCC_NCTF_31AR35VCC_NCTF_32AR36

VCC_NCTF_38T30VCC_NCTF_39T34VCC_NCTF_40T35VCC_NCTF_41U29

VCC_NCTF_4AC33

VCC_NCTF_43U32VCC_NCTF_44U33VCC_NCTF_45U35VCC_NCTF_46U36

VCC_NCTF_48V33VCC_NCTF_49V36VCC_NCTF_50V37

VCC_NCTF_5AC35VCC_NCTF_6AC36VCC_NCTF_7AD35

VSS_NCTF_1 T27VSS_NCTF_2 T37VSS_NCTF_3 U24VSS_NCTF_4 U28VSS_NCTF_5 V31VSS_NCTF_6 V35

VSS_NCTF_8 AB17VSS_NCTF_9 AB35

VSS_NCTF_10 AD19

VCC_NCTF_8AD36

VSS_NCTF_7 AA19

VSS_NCTF_11 AD37VSS_NCTF_12 AF17

VSS_NCTF_14 AK17

VSS_NCTF_16 AM24VSS_NCTF_17 AP26

VSS_NCTF_19 AR15VSS_NCTF_20 AR19VSS_NCTF_21 AR28

VCC_NCTF_33Y32

VCC_AXM_4 AK24VCC_AXM_5 AK23VCC_AXM_6 AJ26VCC_AXM_7 AJ23

VCC_AXM_NCTF_1AL24VCC_AXM_NCTF_2AL26VCC_AXM_NCTF_3AL28VCC_AXM_NCTF_4AM26VCC_AXM_NCTF_5AM28VCC_AXM_NCTF_6AM29VCC_AXM_NCTF_7AM31

VCC_AXM_NCTF_10AP29VCC_AXM_NCTF_11AP31

VCC_AXM_NCTF_17AR31

VCC_NCTF_34Y33VCC_NCTF_35Y35VCC_NCTF_36Y36VCC_NCTF_37Y37 VSS_SCB1 A3

VSS_SCB2 B2VSS_SCB3 C1VSS_SCB4 BL1VSS_SCB5 BL51VSS_SCB6 A51

VCC_NCTF_26AA33VCC_NCTF_27AA35VCC_NCTF_28AA36

VCC_NCTF_16AJ35

VCC_NCTF_21AD33

VSS_NCTF_13 AF35

VCC_NCTF_22AJ36

VCC_AXM_3 AK29

VCC_AXM_NCTF_14AL29VCC_AXM_NCTF_15AL31VCC_AXM_NCTF_16AL32

VSS_NCTF_15 AM17

VCC_AXM_NCTF_8AM32VCC_AXM_NCTF_9AM33

VCC_NCTF_23AM35

VSS_NCTF_18 AP28

VCC_AXM_NCTF_12AP32VCC_AXM_NCTF_13AP33

VCC_AXM_NCTF_18AR32VCC_AXM_NCTF_19AR33

VCC_AXM_2 AT31VCC_AXM_1 AT33

VCC_NCTF_47V32

+

C135

220uF 2V 20% 15m

7343 PAN

A LR

C513

0.22uF 10V +80-20% SM

T0402 Y5V LR

C498

MO

-CAP 0.47U

F 6.3V 10% SM

T0402 X5R LR

C508

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


(NU

)

C534

MO

-CAP 0.47U

F 6.3V 10% SM

T0402 X5R LRPOWER

VCC CORE

VCC SM

VCC GFX

VCC GFX NCTF

VCC SM LF

U8G

CRESTLINE_1p0

VCC_5AC32

VCC_6AK32VCC_7AJ31VCC_8AJ28VCC_9AH32VCC_10AH31VCC_11AH29VCC_12AF32

VCC_2AT34

VCC_4AC31

VCC_SM_10BA35

VCC_SM_20BF33

VCC_SM_30BJ34

VCC_SM_6AW35VCC_SM_7AY35VCC_SM_8BA32VCC_SM_9BA33

VCC_SM_11BB33VCC_SM_12BC32VCC_SM_13BC33VCC_SM_14BC35VCC_SM_15BD32VCC_SM_16BD35VCC_SM_17BE32VCC_SM_18BE33VCC_SM_19BE35

VCC_SM_2AU33

VCC_SM_21BF34VCC_SM_22BG32VCC_SM_23BG33VCC_SM_24BG35VCC_SM_25BH32VCC_SM_26BH34VCC_SM_27BH35VCC_SM_28BJ32VCC_SM_29BJ33

VCC_SM_3AU35

VCC_SM_31BK32VCC_SM_32BK33VCC_SM_33BK34VCC_SM_34BK35

VCC_AXG_NCTF_10 U17VCC_AXG_NCTF_11 U19VCC_AXG_NCTF_12 U20VCC_AXG_NCTF_13 U21VCC_AXG_NCTF_14 U23VCC_AXG_NCTF_15 U26VCC_AXG_NCTF_16 V16VCC_AXG_NCTF_17 V17VCC_AXG_NCTF_18 V19VCC_AXG_NCTF_19 V20

VCC_AXG_NCTF_2 T18

VCC_AXG_NCTF_20 V21VCC_AXG_NCTF_21 V23VCC_AXG_NCTF_22 V24VCC_AXG_NCTF_23 Y15VCC_AXG_NCTF_24 Y16VCC_AXG_NCTF_25 Y17VCC_AXG_NCTF_26 Y19VCC_AXG_NCTF_27 Y20VCC_AXG_NCTF_28 Y21VCC_AXG_NCTF_29 Y23

VCC_AXG_NCTF_3 T19

VCC_AXG_NCTF_30 Y24VCC_AXG_NCTF_31 Y26VCC_AXG_NCTF_32 Y28VCC_AXG_NCTF_33 Y29VCC_AXG_NCTF_34 AA16VCC_AXG_NCTF_35 AA17VCC_AXG_NCTF_36 AB16VCC_AXG_NCTF_37 AB19VCC_AXG_NCTF_38 AC16VCC_AXG_NCTF_39 AC17

VCC_AXG_NCTF_4 T21

VCC_AXG_NCTF_40 AC19VCC_AXG_NCTF_41 AD15VCC_AXG_NCTF_42 AD16VCC_AXG_NCTF_43 AD17VCC_AXG_NCTF_44 AF16VCC_AXG_NCTF_45 AF19VCC_AXG_NCTF_46 AH15VCC_AXG_NCTF_47 AH16VCC_AXG_NCTF_48 AH17VCC_AXG_NCTF_49 AH19

VCC_AXG_NCTF_5 T22

VCC_AXG_NCTF_50 AJ16VCC_AXG_NCTF_51 AJ17VCC_AXG_NCTF_52 AJ19VCC_AXG_NCTF_53 AK16VCC_AXG_NCTF_54 AK19VCC_AXG_NCTF_55 AL16VCC_AXG_NCTF_56 AL17VCC_AXG_NCTF_57 AL19VCC_AXG_NCTF_58 AL20VCC_AXG_NCTF_59 AL21

VCC_AXG_NCTF_6 T23

VCC_AXG_NCTF_60 AL23VCC_AXG_NCTF_61 AM15VCC_AXG_NCTF_62 AM16VCC_AXG_NCTF_63 AM19

VCC_AXG_NCTF_65 AM21VCC_AXG_NCTF_66 AM23VCC_AXG_NCTF_67 AP15VCC_AXG_NCTF_68 AP16VCC_AXG_NCTF_69 AP17

VCC_AXG_NCTF_7 T25

VCC_AXG_NCTF_70 AP19VCC_AXG_NCTF_71 AP20VCC_AXG_NCTF_72 AP21

VCC_AXG_NCTF_8 U15VCC_AXG_NCTF_9 U16

VCC_SM_35BL33

VCC_SM_4AV33VCC_SM_5AW33

VCC_AXG_NCTF_1 T17VCC_1AT35

VCC_SM_1AU32

VCC_AXG_1R20VCC_AXG_2T14VCC_AXG_3W13VCC_AXG_4W14VCC_AXG_5Y12VCC_AXG_6AA20VCC_AXG_7AA23VCC_AXG_8AA26VCC_AXG_9AA28VCC_AXG_10AB21VCC_AXG_11AB24VCC_AXG_12AB29VCC_AXG_13AC20VCC_AXG_14AC21VCC_AXG_15AC23VCC_AXG_16AC24VCC_AXG_17AC26VCC_AXG_18AC28VCC_AXG_19AC29VCC_AXG_20AD20VCC_AXG_21AD23VCC_AXG_22AD24VCC_AXG_23AD28VCC_AXG_24AF21VCC_AXG_25AF26

VCC_AXG_27AH20VCC_AXG_28AH21VCC_AXG_29AH23VCC_AXG_30AH24

VCC_AXG_NCTF_73 AP23VCC_AXG_NCTF_74 AP24VCC_AXG_NCTF_75 AR20VCC_AXG_NCTF_76 AR21VCC_AXG_NCTF_77 AR23VCC_AXG_NCTF_78 AR24VCC_AXG_NCTF_79 AR26

VCC_13R30

VCC_AXG_31AH26

VCC_AXG_33AJ20VCC_AXG_34AN14

VCC_SM_LF1 AW45VCC_SM_LF2 BC39VCC_SM_LF3 BE39VCC_SM_LF4 BD17VCC_SM_LF5 BD4VCC_SM_LF6 AW8VCC_SM_LF7 AT6

VCC_AXG_26AA31

VCC_AXG_32AD31

VCC_3AH28

VCC_AXG_NCTF_64 AM20

VCC_SM_36AU30

VCC_AXG_NCTF_80 V26VCC_AXG_NCTF_81 V28VCC_AXG_NCTF_82 V29VCC_AXG_NCTF_83 Y31

C535

0.1uF 10V 10% SM

T0402 X5R LR

+

C242

220uF 2V 20% 15m

7343 PAN

A LR

R433

0 5% 1/16W SMT0402 LR

C555

0.22uF 10V +80-20% SM

T0402 Y5V LR

C491

1uF 6.3V 10% SM

T0402 X5R LR

C504

0.1uF 10V 10% SM

T0402 X5R LR

C499

1uF 6.3V 10% SM

T0402 X5R LR

C507

0.22uF 10V +80-20% SM

T0402 Y5V LR

R416

10 5% 1/16W SMT0402 LR

1 2

C539

0.1uF 10V 10% SM

T0402 X5R LR

(NU

)

C532

0.1uF 10V 10% SM

T0402 X5R LR

C506

0.1uF 10V 10% SM

T0402 X5R LR

C501

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


(NU

)

C557

0.1uF 10V 10% SM

T0402 X5R LR

C509

0.1uF 10V 10% SM

T0402 X5R LR

C563

0.1uF 10V 10% SM

T0402 X5R LR

10

10

9

9

8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

H H

G G

F F

E E

D D

C C

B B

A A

VTT_LF3VTT_LF2VTT_LF1

3VDDM

1.5VDDM

1.05VDDM

1.25VDDM

1.8VDDS

1.25VDDM_PEG

1.25VDDM_PEGPLL

1.05VDDM

1.05VDDM

1.05VDDM

1.05VDDM

1.5VDDM

1.25VDDM

1.25VDDM

1.25VDDM

3VDDM

1.25VDDM

1.25VDDM

1.25VDDM

3VDDM

1.25VDDM

1.25VDDM

1.8VDDS

1.25VDDM_PEG

1.25VDDM

1.25VDDM

1.25VDDM

1.25VDDM_MPLL

1.25VDDM_HPLL

1.25VDDM_DPLLB

1.25VDDM_DPLLA

1.25VDDM_MPLL

1.25VDDM_HPLL

3VDDM_HV

1.25VDDM_DPLLA

1.25VDDM_DPLLB3VDDM

1.8VDDS_TXLVDS

1.8VDDS

1.8VDDS

3VDDM_TVDACA

VCCA_TVDAC

3VDDM_TVDACA

3VDDM_TVDACC

3VDDM_TVDACB

3VDDM_TVDACC

3VDDM_TVDACB

VCCA_TVDAC

3VDDM

3VDDM

1.8VDDS_TXLVDS

3VDDM_HV

1.25VDDM_PEGPLL

1.25VDDM12,17,23,55

1.5VDDM9,14,20,21,23,34,43,44,52

1.05VDDM8,9,11,14,17,21,23,52

3VDDM8,10,12,17,18,19,20,21,22,23,24,26,27,28,31,32,34,35,36,37,38,39,40,43,44,45,46,47,51,52,54,55

1.8VDDS12,14,18,19,53,55

1.25VDDM_PEG12

Title


Date: Sheet of


Crestline Power (5/6) 0.1


Custom



VIA=100mA / 10mils

VIA=250mA / 10mils

VIA=80mA / 10mils

VIA=200mA / 10mils

VIA=5mA / 10mils

VIA=1200mA / 60mils

0.1uf caps in 1.5VDDM_xPLLneed to be located as edge capswithin 200mils

10mils

VIA=80mA / 10mils

VIA=150mA / 10mils

VIA=200mA / 20mils

VIA=100mA / 10mils

VIA=100mA / 10mils

VIA=850mA / 40mils

20mils

20mils

(24mA)

VIA=200mA / 20mils

Caps used in 2.5VDDM_CRTDACshould be within 250mils ofedge

VIA=50mA / 10mils

VIA=350mA / 20mils

VIA=250mA / 10mils

(70mA)

Caps used in 1.5VDDM_TVDACand 1.5VDDM_QTVDAC shouldbe within 250mils of edge

VIA=100mA / 10mils

20060117A-EMI

20mils

(24mA)

Confidential

9/14 modifiedremove UMAparts

50mA

150mA

80mA

80mA

100mA

10mA

100mA

150mA

5mA

10mA

80mA

40mA

40mA

40mA

500mA

250mA

1/29 EMI

1/29 EMI

1/29 EMI

1/29 EMI

1/29 EMI

7/5

7/6 modify

7/6 modify

7/6 modify

0801 modify

7/6 modify

7/6 modify

7/20 modify

7/20 modify

7/23 modify

0801 modify

0801 modify

0801 modify

C523

0.1uF 10V 10% SM

T0402 X5R LR

C4770.1uF 10V 10% SMT0402 X5R LR

R1270 5% 1/10W SMT0603 LR

C527

0.1uF 10V 10% SMT0402 X5R LR

L30SPWR 0 5% 1/16W 0603

L16 SPWR 0 5% 1/16W 0603

C531

1uF 6.3V 10% SMT0402 X5R LR

C237

MO-CAP 4.7uF 10V 80-20% SMT0603 Y5V H=0.8mm LMK107F475ZA-T TAIYO LR

C229

MO

-CAP 0.47U

F 6.3V 10% SM

T0402 X5R LR

POWER

CRT

PLL

A PEG

A SM

TV

D TV/CRT

LVDS

VTTLF

PEG

SM CK

AXD

AXF

VTT

DMI

HV

A CK

A LVDS

U8H

CRESTLINE_1p0

VTT_19 T2VTT_20 R3VTT_21 R2VTT_22 R1

VCCD_CRTM32

VCCA_PEG_BGK50

VCCA_PEG_PLLU51

VCCA_CRT_DAC_1A33VCCA_CRT_DAC_2B33

VCCA_DPLLAB49

VCCA_DPLLBH49

VCCA_HPLLAL2

VCCA_LVDSA41

VCCA_MPLLAM2

VCCA_TVA_DAC_1C25VCCA_TVA_DAC_2B25VCCA_TVB_DAC_1C27VCCA_TVB_DAC_2B27VCCA_TVC_DAC_1B28VCCA_TVC_DAC_2A28

VCCD_PEG_PLLU48

VTT_15 T7VTT_16 T6VTT_17 T5VTT_18 T3

VTT_12 T11VTT_13 T10VTT_14 T9

VCCSYNCJ32

VCCD_HPLLAN2

VTT_1 U13VTT_2 U12

VTT_4 U9VTT_5 U8VTT_6 U7VTT_7 U5VTT_8 U3VTT_9 U2

VTT_10 U1VTT_11 T13

VTT_3 U11

VCCA_SM_CK_1BC29VCCA_SM_CK_2BB29

VCCA_DAC_BGA30

VCCD_TVDACL29

VTTLF1 A7VTTLF2 F2VTTLF3 AH1

VCC_RXR_DMI_1 AH50VCC_RXR_DMI_2 AH51

VCC_SM_CK_1 BK24VCC_SM_CK_2 BK23VCC_SM_CK_3 BJ24VCC_SM_CK_4 BJ23

VCCD_LVDS_1J41

VCCD_QDACN28

VCC_AXD_2 AU28VCC_AXD_3 AU24

VCC_AXD_5 AT25

VCC_AXF_1 B23VCC_AXF_2 B21VCC_AXF_3 A21

VCCA_SM_1AW18VCCA_SM_2AV19VCCA_SM_3AU19VCCA_SM_4AU18VCCA_SM_5AU17

VCCA_SM_7AT22VCCA_SM_8AT21VCCA_SM_9AT19

VCC_DMI AJ50

VCC_TX_LVDS A43

VSSA_DAC_BGB32

VSSA_LVDSB41

VSSA_PEG_BGK49

VCC_HV_1 C40VCC_HV_2 B40

VCC_PEG_1 AD51

VCCA_SM_10AT18VCCA_SM_11AT17VCCA_SM_NCTF_1AR17VCCA_SM_NCTF_2AR16

VCCD_LVDS_2H42

VCC_PEG_2 W50VCC_PEG_3 W51VCC_PEG_4 V49VCC_PEG_5 V50

VCC_AXD_NCTF AR29

VCC_AXD_4 AT29

VCC_AXD_6 AT30

VCC_AXD_1 AT23

C1430.1uF 10V 10% SMT0402 X5R LR

C156

10uF 6.3V 80-20% SMT0603 Y5V H=0.8mm JMK107F106ZA-T TAIYO LR(NU)

C526

0.022uF 16V 10% SMT0402 X7R LR

C173 0.1uF 10V 10% SMT0402 X5R LR

R478 0 5% 1/16W SMT0402 LR

R4790 5% 1/10W SMT0603 LR

C1890.1uF 10V 10% SMT0402 X5R LR

R115

0 5% 1/10W SMT0603 LR

C196

10uF 6.3V 80-20% SMT0603 Y5V H=0.8mm JMK107F106ZA-T TAIYO LR

L59100MHz 600 SMT0603 FCM1608KF-601T02 TAI-TECH LR

C1790.1uF 10V 10% SMT0402 X5R LR

C194

1uF 6.3V 10% SMT0402 X5R LR

C4950.022uF 16V 10% SMT0402 X7R LR

C550

4.7uF 10V SMT0603 Y5V H

=0.8mm

TAIYO LR

C144

0.1uF 10V 10% SMT0402 X5R LR

C228

0.1uF 10V 10% SM

T0402 X5R LR

C536

1uF 6.3V 10% SM

T0402 X5R LR

C211

MO

-CAP 0.47U

F 6.3V 10% SM

T0402 X5R LR

C232


C524

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


C233


C165


R990 5% 1/10W SMT0603 LR

C5140.1uF 10V 10% SMT0402 X5R LR

C2270.1uF 10V 10% SMT0402 X5R LR

C1820.022uF 16V 10% SMT0402 X7R LR

R120 0 5% 1/16W SMT0402 LR

C195

0.1uF 10V 10% SMT0402 X5R LR

R1000 5% 1/10W SMT0603 LR(NU)

C139


C147


R121 0 5% 1/16W SMT0402 LR

C1420.1uF 10V 10% SMT0402 X5R LR

R1441 1% 1/10W SMT0603 LR

L20 SPWR 0 5% 1/16W 0603

C1450.1uF 10V 10% SMT0402 X5R LR

R1030 5% 1/10W SMT0603 LR(NU)

C528

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


L19 SPWR 0 5% 1/16W 0603

L29 SPWR 0 5% 1/16W 0603

R1040 5% 1/10W SMT0603 LR(NU)

R1121 1% 1/10W SMT0603 LR

R400 0 5% 1/16W SMT0402 LR

C1810.1uF 10V 10% SMT0402 X5R LR

C1590.1uF 10V 10% SMT0402 X5R LR

R41510 5% 1/16W SMT0402 LR

1 2

L18 SPWR 0 5% 1/16W 0603

L17100MHz 300 25% SMT0603 HCB1608 KF-301T20 TAI-TECH LR(NU)

C4800.1uF 10V 10% SMT0402 X5R LR

+ C235T100uF 2V 20% ESR=18m SMT7343 EEFCD0D101ER PANASONIC LR

C2260.1uF 10V 10% SMT0402 X5R LR

C238

2.2uF 10V 10% SMT0603 X5R C1608X5R1A225KT TDK LR

C197


C236

MO-CAP 4.7uF 10V 80-20% SMT0603 Y5V H=0.8mm LMK107F475ZA-T TAIYO LR

C230

MO-CAP 0.47UF 6.3V 10% SMT0402 X5R LR

C512

0.1uF 10V 10% SMT0402 X5R LR

R117 0 5% 1/16W SMT0402 LR

DN3

DIODE SWITCHING 1SS355 80V 100mA SOD-323 2PIN PSI LR

N P

C168

0.1uF 10V 10% SMT0402 X5R LR

C474

0.1uF 10V 10% SMT0402 X5R LR

C187MO-CAP 10uF 6.3V 20% SMT0603 X5R CL10A106MQ8NNNC SAMSUNG LR

R1261 1% 1/16W SMT0402 LR

L21SPWR 0 5% 1/16W 0603

C5110.022uF 16V 10% SMT0402 X7R LR

C225

MO

-CAP 0.47U

F 6.3V 10% SM

T0402 X5R LR

C537

10uF 6.3V 80-20% SM

T0603 Y5V H=0.8m

m JM


C199


+

C587T100uF 2V 20% ESR

=18m

SMT7343 EEFC

D0D

101ER PAN

ASON

IC LR

R714 0 5% 1/10W SMT0603 LR

C518


C146


C133


8

8

7

7

6

6

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Crestline Ground (6/6) 0.1


C



55 +/- 15%

Parameter Breakout Guideline

Trace Length-LA (GMCH Breakout)


Trace Length-LB (GMCH Breakout to Via2)

DMI Routing Guideline

Inner Layer : 7 milsNominal Didderential Pair-Pitch

Max = 3600 mils

Max = 400 mils

Max = 3600 mils

Outer Layer : 37 milsInner Layer : 37 mils



Uncoupled Single End Impedance


Pair-to-Pair Pitch

Main Route Guideline

Reference Plane


LA

Nominal Trace Width


GMCH

55 +/- 15%

Ground Ground

Rx


LBTx

Tx

Rx

ICH8M

LC LD LE

LZ LXLY LW LV

Bus-to-Bus PitchOuter Layer : 20 milsInner Layer : 22 mils

Outer Layer : 12 milsInner Layer : 15 mils

Trace Length-LC (Via2 to Via3) Max = 5900 mils

Trace Length-LD (Via3 to ICH7m Breakout)

Trace Length-LE (ICH7m Breakout) Max = 400 mils

Max = 400 mils

Trace Length-LY (Via3 to GMCH Breakout) Max = 3600 mils

Max = 400 mils

Max = 5900 mils

Trace Length-LZ (GMCH Breakout)

Max = 3600 milsTrace Length-LW (ICH7m Breakout to Via2)

Trace Length-LX (Via2 to Via3)

Trace Length-LV ( ICH7m Breakout)

Trace Length-L2 (LV+LW+LX+LY+LZ) Max = 8000 mils

Max = 8000 milsTrace Length-L1 (LA+LB+LC+LD+LE)

Breakout/inLA/LZ

Microstrip Same Routing layer as LA/LZ

LB/LYMain Route

LD/LW

Same Routing layer as LE/LV

Main RouteLE/LV

Microstrip

Breakout/in

X O

S < 2S

>3W

S = SpacingS = Trace Width

*** When routing near the edge of their reference plane , trace should maintain at least 40mils space to the edge of the plane*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils

Bus-to-Bus Pitch

LB


Parameter

55 +/- 15%

Breakout Guideline


Rx


LD/LWBreakout/in

Express/Mini Card




Tx

Uncoupled Single End Impedance


Main RouteLA/LZ



LE/LV

LA

Microstrip

LZ

Ground

Stripline

Nominal Trace Width

Pair-to-Pair Pitch

Ground

Outer Layer : 37 mils Outer Layer : 27 mils

PCIE Routing Guideline

Breakout/in


Microstrip

Rx

Main Route Guideline


Nominal Differential Trace Space

LB/LC/LY


55 +/- 15%

LY

Reference Plane

GMCH

Main Route


Tx

LC

Same Routing layer as LA/LZ














Microstrip

Microstrip

Microstrip

Stripline

Stripline

Stripline

Stripline

Stripline

Stripline

Microstrip

Stripline

Microstrip

Stripline

Microstrip

No routing over plane splitsSplits/VoidsNo routing over voids

*** When routing near the edge of their reference plane , trace should maintain at least 40mils space to the edge of the plane

Max = 10750 mils

Trace Length-L1 (LA+LB+LC)

Trace Length-LB (ICH7m Breakout toAC cap)

Max = 10750 mils

Max = 12000 mils

Trace Length-LZ (ICH7m Breakout)

*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils

Trace Length-LY (PCIe CN to ICH7mBreakout)

Max = 400 mils

Trace Length-LC (AC cap toPCIe CN)

Trace Length-LA (ICH7m Breakout)

Max = 11950 mils

Max = 400 mils

No routing over plane splitsNo routing over voids

Splits/Voids

Max = 12000 milsTrace Length-L2 (LY+LZ)

S < 2S

>3W

S = SpacingS = Trace Width

X O

Confidential

R485 0 5% 1/16W SMT0402 LR

VSS

U8J

CRESTLINE_1p0

VSS_199C46VSS_200C50VSS_201C7VSS_202D13VSS_203D24VSS_204D3VSS_205D32VSS_206D39VSS_207D45VSS_208D49VSS_209E10VSS_210E16VSS_211E24VSS_212E28VSS_213E32VSS_214E47VSS_215F19VSS_216F36VSS_217F4VSS_218F40VSS_219F50VSS_220G1VSS_221G13VSS_222G16VSS_223G19VSS_224G24VSS_225G28VSS_226G29VSS_227G33VSS_228G42VSS_229G45VSS_230G48VSS_231G8VSS_232H24VSS_233H28VSS_234H4VSS_235H45VSS_236J11VSS_237J16VSS_238J2VSS_239J24VSS_240J28VSS_241J33VSS_242J35VSS_243J39

VSS_245K12VSS_246K47VSS_247K8VSS_248L1VSS_249L17VSS_250L20VSS_251L24VSS_252L28VSS_253L3VSS_254L33VSS_255L49VSS_256M28VSS_257M42VSS_258M46VSS_259M49VSS_260M5VSS_261M50VSS_262M9VSS_263N11VSS_264N14VSS_265N17VSS_266N29VSS_267N32VSS_268N36VSS_269N39VSS_270N44VSS_271N49VSS_272N7VSS_273P19VSS_274P2VSS_275P23VSS_276P3VSS_277P50VSS_278R49VSS_279T39VSS_280T43VSS_281T47VSS_282U41VSS_283U45VSS_284U50

VSS_287 W11VSS_288 W39VSS_289 W43VSS_290 W47VSS_291 W5VSS_292 W7VSS_293 Y13VSS_294 Y2VSS_295 Y41

VSS_285V2VSS_286V3

VSS_296 Y45VSS_297 Y49VSS_298 Y5VSS_299 Y50VSS_300 Y11VSS_301 P29VSS_302 T29VSS_303 T31VSS_304 T33VSS_305 R28

VSS_306 AA32VSS_307 AB32VSS_308 AD32VSS_309 AF28VSS_310 AF29VSS_311 AT27VSS_312 AV25VSS_313 H50

R473 0 5% 1/16W SMT0402 LR

VSS

U8I

CRESTLINE_1p0

VSS_1A13

VSS_198 C41

VSS_2A15VSS_3A17VSS_4A24VSS_5AA21VSS_6AA24VSS_7AA29VSS_8AB20VSS_9AB23VSS_10AB26VSS_11AB28VSS_12AB31VSS_13AC10VSS_14AC13VSS_15AC3VSS_16AC39VSS_17AC43

VSS_19AD1VSS_20AD21VSS_21AD26VSS_22AD29VSS_23AD3VSS_24AD41VSS_25AD45VSS_26AD49VSS_27AD5VSS_28AD50VSS_29AD8VSS_30AE10VSS_31AE14VSS_32AE6VSS_33AF20VSS_34AF23VSS_35AF24VSS_36AF31VSS_37AG2VSS_38AG38VSS_39AG43VSS_40AG47VSS_41AG50VSS_42AH3VSS_43AH40VSS_44AH41VSS_45AH7VSS_46AH9VSS_47AJ11VSS_48AJ13VSS_49AJ21VSS_50AJ24VSS_51AJ29VSS_52AJ32VSS_53AJ43VSS_54AJ45VSS_55AJ49VSS_56AK20VSS_57AK21VSS_58AK26VSS_59AK28VSS_60AK31VSS_61AK51VSS_62AL1VSS_63AM11VSS_64AM13VSS_65AM3VSS_66AM4VSS_67AM41VSS_68AM45VSS_69AN1VSS_70AN38VSS_71AN39VSS_72AN43VSS_73AN5VSS_74AN7VSS_75AP4VSS_76AP48VSS_77AP50VSS_78AR11VSS_79AR2VSS_80AR39VSS_81AR44VSS_82AR47VSS_83AR7VSS_84AT10VSS_85AT14VSS_86AT41VSS_87AT49

VSS_97AW1

VSS_100 AW24VSS_101 AW29VSS_102 AW32VSS_103 AW5VSS_104 AW7VSS_105 AY10VSS_106 AY24VSS_107 AY37VSS_108 AY42VSS_109 AY43VSS_110 AY45VSS_111 AY47VSS_112 AY50VSS_113 B10VSS_114 B20VSS_115 B24VSS_116 B29VSS_117 B30VSS_118 B35VSS_119 B38VSS_120 B43VSS_121 B46VSS_122 B5VSS_123 B8VSS_124 BA1VSS_125 BA17VSS_126 BA18VSS_127 BA2VSS_128 BA24VSS_129 BB12VSS_130 BB25VSS_131 BB40VSS_132 BB44VSS_133 BB49VSS_134 BB8VSS_135 BC16VSS_136 BC24VSS_137 BC25VSS_138 BC36VSS_139 BC40VSS_140 BC51VSS_141 BD13VSS_142 BD2VSS_143 BD28VSS_144 BD45VSS_145 BD48VSS_146 BD5VSS_147 BE1VSS_148 BE19VSS_149 BE23VSS_150 BE30VSS_151 BE42VSS_152 BE51VSS_153 BE8VSS_154 BF12VSS_155 BF16VSS_156 BF36VSS_157 BG19VSS_158 BG2VSS_159 BG24VSS_160 BG29VSS_161 BG39VSS_162 BG48VSS_163 BG5VSS_164 BG51VSS_165 BH17VSS_166 BH30VSS_167 BH44VSS_168 BH46VSS_169 BH8VSS_170 BJ11VSS_171 BJ13VSS_172 BJ38VSS_173 BJ4VSS_174 BJ42VSS_175 BJ46VSS_176 BK15VSS_177 BK17VSS_178 BK25VSS_179 BK29

VSS_88AU1VSS_89AU23VSS_90AU29VSS_91AU3VSS_92AU36VSS_93AU49VSS_94AU51VSS_95AV39VSS_96AV48

VSS_99AW16VSS_98AW12

VSS_180 BK36

VSS_182 BK44

VSS_184 BK8

VSS_186 BL13

VSS_188 BL22

VSS_18AC47

VSS_191 C12

VSS_193 C19

VSS_195 C29

VSS_197 C36

VSS_181 BK40

VSS_183 BK6

VSS_185 BL11

VSS_187 BL19

VSS_189 BL37VSS_190 BL47

VSS_192

8 7 6 5 4 3 2 1 3. Block Diagram -...

Documents

Transcript of 8 7 6 5 4 3 2 1 3. Block Diagram -...