241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.
-
Upload
kerrie-kelley -
Category
Documents
-
view
254 -
download
0
description
Transcript of 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.
![Page 1: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/1.jpg)
241-208 CH3 1
Chapter 3Logic Gates
By Taweesak Reungpeerakul
![Page 2: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/2.jpg)
241-208 CH3 2
Contents Inverter AND Gate OR Gate NAND Gate NOR Gate XOR and XNOR Gates Integrated Circuit Logic Gates
![Page 3: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/3.jpg)
241-208 CH3 3
3.1 Inverter (INV) Symbols
Truth TableIn Out
0 11 0
Timing Diagram
Logic Expression: Out = In
1
1
In Out
In
Out
0
0
1
1
![Page 4: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/4.jpg)
241-208 CH3 4
3.2 AND Gate Symbols
Truth TableA B Out0 0 00 1 01 0 01 1 1
Timing Diagram
Logic Expression: Out = AB
AOut
B BA
Out&
A
B
A
B
Out
![Page 5: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/5.jpg)
241-208 CH3 5
3.3 OR Gate Symbols
Truth TableA B Out0 0 00 1 11 0 11 1 1
Timing Diagram
Logic Expression: Out = A+B
AOut
B BA
Out≥1
A
B
A
B
Out
![Page 6: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/6.jpg)
241-208 CH3 6
3.4 NAND Gate Symbols
Truth TableA B Out0 0 10 1 11 0 11 1 0
Timing Diagram
Logic Expression: Out = AB
AOut
B BA
Out&
A
B
Out
A
B
![Page 7: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/7.jpg)
241-208 CH3 7
3.5 NOR Gate Symbols
Truth TableA B Out0 0 10 1 01 0 01 1 0
Timing Diagram
Logic Expression: Out = A+B
A
B
AOut
B BA
Out≥1
Out
A
B
![Page 8: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/8.jpg)
241-208 CH3 8
3.6 XOR Gate Symbols
Truth TableA B Out0 0 00 1 11 0 11 1 0
Timing Diagram
Logic Expression: Out = A B+AB; AB
A
B
BA
Out=1A
OutB
Out
A
B
![Page 9: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/9.jpg)
241-208 CH3 9
XNOR Gate Symbols
Truth TableA B Out0 0 10 1 01 0 01 1 1
Timing Diagram
Logic Expression: Out = A B+AB; AB
A
B
AOut
B BA
Out=1
Out
A
B
![Page 10: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/10.jpg)
241-208 CH3 10
3.7 Integrated Circuit Logic Gates
CMOS: Complementary Metal-Oxide Semiconductor
Low Power Dissipation DC Power Supply: 5 V & 3.3 V CMOS Series: 74(or 54) + letter(s)
+ numbersLetters:
HC, HCT = High-speed CMOS LV, LVC = Low-voltage CMOS BCT = BiCMOS (combine CMOS&TTL)
Numbers: 00= Quad 2-input NAND 02= Quad 2-input NOR 04= Hex inverter
TTL: Transistor-Transistor Logic Not Sensitive to Electrostatic
Discharge Switching Speed DC Power Supply: 5 V TTL Series: 74 (or 54) + letter(s) +
numbersLetters:
S = Schottky TTL LS = Low-power Schottky TTL F = Fast TTL
Numbers: 08= Quad 2-input AND 10= Triple 3-input NAND 32= Quad 2-input OR
![Page 11: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/11.jpg)
241-208 CH3 11
3.7 IC Logic Gate (cont.) Packages DIP, SMD
IC Gate Config.
DIPTSSOP
LQFPTQFP
PBGA
![Page 12: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/12.jpg)
241-208 CH3 12
Performance Characteristics & Parameters
Propagation Delay Time:tP , tPHL , tPLH
![Page 13: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/13.jpg)
241-208 CH3 13
Performance Characteristics & Parameters (cont.)
DC Power Supply: 3.3 (CMOS), 5V (CMOS or TTL)
Retrieved from Motorola SN74LS00
![Page 14: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/14.jpg)
241-208 CH3 14
Performance Characteristics & Parameters (cont.)
Fan-out and Loading
indicates the number of loads that can be connecte d
if a logic IC drives several loads with the same characteristics.
For TTL device:- Unit loads (HIGH Logic) = IOH/IIH
Unit loads (LOW logic) = IOL/IIL
![Page 15: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/15.jpg)
241-208 CH3 15
Performance Characteristics & Parameters (cont.)
Power Dissipation (PD) PD = VCC (ICCH+ICCL)/2
![Page 16: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/16.jpg)
241-208 CH3 16
Performance Characteristics & Parameters (cont.)
I/O Logic Levels TTL: VIL =0.8 V, VIH =2 V VOL =0.4 V, VOH =2.4V
![Page 17: 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.](https://reader034.fdocuments.us/reader034/viewer/2022052206/5a4d1b5a7f8b9ab0599aace4/html5/thumbnails/17.jpg)
241-208 CH3 17
Performance Characteristics & Parameters (cont.)
Speed-power Product (SPP)SPP = tP*PD (Joul unit)
Homework Lists (pp.153-158)
1,3,5,9,11,13,15,20,25,27,28,39,40,43
Assignments:-