10.2 Characteristics of Computer Memory RAM provides random access Most RAM is volatile.
12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture...
-
Upload
walter-potter -
Category
Documents
-
view
216 -
download
0
Transcript of 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture...
![Page 1: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/1.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 1
Lecture #38: Memory (2)
• Last lecture:– Memory Architecture– Static Ram
• This lecture– Dynamic Ram– E2 memory
![Page 2: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/2.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 2
DRAM Operations
• Write– Charge bitline HIGH or LOW and set wordline HIGH
• Read– Bit line is precharged to a voltage halfway
between HIGH and LOW, and then the word line is set HIGH.
– Depending on the charge in the cap, the precharged bitline is pulled slightly higheror lower.
– Sense Amp Detects change
• The signal is decreased by the ratio of the storage capacitance to the bitline capacitance– Increase density => increase parasitic
capacitance– As geometries shrink, still need large bit capacitance
Word Line
Bit Line
C
Sense Amp
.
.
.
![Page 3: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/3.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 3
DRAM logical organization
Column Decoder
Sense Amps & I/O
Memory ArrayA0…A10
…
11
D
Q
…R
ow
dec
ode
r
Select
Write enable
Co
ntr
ol l
og
ic
![Page 4: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/4.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 4
DRAM sense amp
enable enable
enable enable
Bit line
Both precharged to ½ V
Data out
+V
![Page 5: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/5.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 5
DRAM sense amplifier
• The reason that DRAM is slow, is that a very small charge is captured on the capacitor, and the small voltage change on the line must be sensed.
time
V
Precharge→
Charge dumped to
bit line
Sense amp decides 0
or 1
![Page 6: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/6.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 6
DRAM/SRAM tradeoffs
• By it’s nature, DRAM isn’t built for speed– Response time dependent on capacitive circuit
properties which get worse as density increases• DRAM process isn’t easy to integrate into CMOS
process– DRAM is off chip – Connectors, wires, etc introduce slowness– IRAM efforts looking to integrating the two
• Memory Architectures are designed to minimize impact of DRAM latency– Use dram for high density, store data which is used
often in smaller, higher speed SRAM cache.
![Page 7: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/7.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 7
Nonvolatile memory
• One disadvantage of both SRAM and DRAM is that if power is removed, the contents is lost.
• One solution is to use SRAM designed to use very little current, and then to maintain power with a battery
• Another solution is to use a memory type which physically alters the cell, such as EE memory
![Page 8: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/8.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 8
Trapped charge
• Most current nonvolatile memories use a modified MOSFET with a floating gate
• The floating gate can be charged or discharged by electrons moving through the oxide.
• In the oldest technology, the EPROM, the floating gate is charged by hot electrons tunneling through a thin oxide, but can only be discharged by ultraviolet light exposure to the whole chip
![Page 9: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/9.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
UV Erase PROM
n
Source Drain
Thin Oxide
+n+
p-Substrate
SiO2 SiO2
Control Gate Floating Gate
![Page 10: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/10.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
+++++++++++
UV EPROM
n+ n+
Program
Vss Vdd
Vgg
n+ n+
Erase
------------------
UV Light
Hot electrons
![Page 11: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/11.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
Electrical EPROM
n+ n+
Control GateStorage Gate
![Page 12: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/12.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 12
EEProm
• In an EEPROM, (electrically erasable) the electrons can be tunneled back off the floating gate by applying a high voltage between the control gate and the source
![Page 13: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/13.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 13
Programming/erasing
• The floating gate programmed by running a current of electrons from the source to the drain, then placing a large voltage on the control gate, a strong enough electric field to let them go through the oxide to the floating gate, a process called hot-electron injection.
• To erase a flash cell, a large voltage differential is placed between the control gate and source, which pulls the electrons off the floating gate through Fowler-Nordheim tunneling, a quantum mechanical tunneling process.
![Page 14: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/14.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
EEPROM
n+ n+ n+ n+
Vss
Vdd
++++++++eee
- - - - - - - - - -
Vss
Vdd
+++ eee
Hot electrons
![Page 15: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/15.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 15
Flash
• Flash memory can be erased and reprogrammed in units of memory called blocks. It is a form of EERAM, which, unlike flash memory, is erased and rewritten at the byte level.
• Erasing and rewriting as a block means faster writing times for large blocks of data.
• Flash memory gets its name because the microchip is organized so that a section of memory cells are erased in a single action or "flash."
• The erasure is caused by Fowler-Nordheim tunneling in which electrons go through a thin oxide to remove an electronic charge from the floating gate.
![Page 16: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/16.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
Memory Comparison grid
Memory type
Read speed
Write speed
Volatility density power rewrite
SRAM +++ +++ - - ++
DRAM + + - - ++ - ++
EPROM + - + + -
EEPROM + - + + +
Flash + + + + +
![Page 17: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/17.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
Flash Memory Comparison• FLASH cells can be roughly made two or three
times smaller than the EEPROM
• Flash memory allows faster and more frequent
programming than EPROM
• Flash memory provides better data reliability than
battery-backed SRAM
• Flash memory fits in applications that might
otherwise have used ROM (EEPROM), battery-
backed RAM, or magnetic mass storage
![Page 18: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/18.jpg)
12/1/2004 EE 42 fall 2004 lecture 38
Advanced memory technologies• Ferroelectric Random Access Memory (FRAMs)• Magnetoresistive Random Access Memories (MRAMs)• Experimental Memories
– Quantum-Mechanical Switch Memories– Single Electron Memory
• Tunneling Magnetic Junction RAM (TMJ-RAM):– Speed of SRAM, density of DRAM, non-volatile (no
refresh)– “Spintronics” electron spin effects transport– Same technology used in the read heads of high-density
disk-drives: Giant magneto-resistive effect
![Page 19: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/19.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 19
FRAM
![Page 20: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/20.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 20
Ferroelectric material
![Page 21: 12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.](https://reader031.fdocuments.us/reader031/viewer/2022032311/56649dd05503460f94ac544e/html5/thumbnails/21.jpg)
12/1/2004 EE 42 fall 2004 lecture 38 21
Tunneling Magnetic Junction