1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the...

16

Transcript of 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the...

Page 1: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.
Page 2: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

1) Which one of the following is not a vectored interrupt?

A [ ]) TRAP.

B [v]) INTR.

C [ ]) RST 7.5.

D [ ]) TRAP.

2) 8085 microprocessor has how many pins

A [ ]) 30

B [ ]) 39

C [v]) 40

D [ ]) 41

3) In 8085 microprocessor, the RST6 instruction transfer programme execution to following location

A [v]) 0030H

B [ ]) 0024H

C [ ]) 0048H.

D [ ]) 0060H.

4) HLT opcode means

A [ ]) load data to accumulator

B [ ]) store result in memory

C [ ]) load accumulator with contents of register.

D [v]) end of program

5) In 8085 name of the 16 bit registers is

A [ ]) stack pointer

B [ ]) program counter

C [v]) both

D [ ]) none of these

Page 3: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

6) What is SIM?

A [ ]) Select interrupt mask

B [ ]) Sorting interrupt mask.

C [v]) Set interrupt mask.

D [ ]) None of these.

7) The ROM programmed during manufacturing process itself is called

A [v]) MROM

B [ ]) PROM

C [ ]) EPROM

D [ ]) EEPROM

8) A field programmable ROM is called

A [ ]) MROM

B [v]) PROM

C [ ]) FROM

D [ ]) FPROM

9) A combinational PLD with a fixed AND array and a programmable OR array is called a

A [ ]) PLD

B [v]) PROM

C [ ]) PAL

D [ ]) PLA

10) A combinational PLD with a programmable AND array and a fixed OR array is called a

A [ ]) PLD

B [ ]) PROM

C [v]) PAL

D [ ]) PLA

11) A combinational PLD with a programmable AND array and a programmable OR array is called a

Page 4: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

A [ ]) PLD

B [ ]) PROM

C [ ]) PAL

D [v]) PLA

12) A mask programmed ROM is

A [v]) programmed at the time of fabrication

B [ ]) programmed by the user

C [ ]) erasable and programmable

D [ ]) erasable electrically

13) The length of bus cycle in 8086/8088 is four clock cycles, T1, T2, T3, T4 and an indeterminate number of wait state clock cycles denoted by Tw. The wait states are always inserted between

A [ ]) T1 & T2

B [ ]) T2 & T3

C [v]) T3 & T4

D [ ]) T4 & T1

14) Which one of the following circuits transmits two messages simultaneously in one direction

A [ ]) Duplex

B [v]) Diplex

C [ ]) Simplex

D [ ]) Quadruplex

15) The program counter in a 8085 micro-processor is a 16-bit register, because

A [ ]) It counts 16-bits at a time

B [v]) There are 16 address lines

C [ ]) It facilitates the user storing 16-bit data temporarily

D [ ]) It has to fetch two 8-bit data at a time

16) A microprocessor is ALU

Page 5: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

A [ ]) and control unit on a single chip.

B [ ]) and memory on a single chip.

C [ ]) register unit and I/O device on a single chip.

D [v]) register unit and control unit on a single chip.

17) Inintel 8085A microprocessor ALE signal is made high to

A [v]) Enable the data bus to be used as low order address bus

B [ ]) To latch data D0-D7 from data bus

C [ ]) To disable data bus

D [ ]) To achieve all the functions listed above

18) Output of the assembler in machine codes is referred to as

A [v]) Object program

B [ ]) Source program

C [ ]) Macroinstruction

D [ ]) Symbolic addressing

19) Which of the following statements for intel 8085 is correct?

A [ ]) Program Counter (PC) specifies the address of the instruction last executed

B [ ]) Program Counter (PC) specifies the address of the instruction last executed

C [v]) PC specifies the address of the instruction being executed

D [ ]) PC specifies the number of instructions executed so far

20) A good assembly language programmer should use general purpose registers rather than memory in maximum possible ways for data processing. This is because:

A [ ]) Data processing with registers is easier than with memory

B [ ]) Data processing with memory requires more instructions in the program than that with registers

C [ ]) Of limited set of instructions for data processing with memory

D [v]) Data processing with registers takes fewer cycles than that with memory

21) Which one of the following is not correct?

A [ ]) Bus is a group of wires

Page 6: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

B [ ]) Bootstrap is a technique or device for loading first instruction

C [ ]) An instruction is a set of bits that defines a computer operation

D [v]) An interrupt signal is required at the start of every program

22) Which one of the statements given are correct?I)A total of about one million bytes can be directly addressed by the 8086 microprocessorII)8086 has thirteen 16-bit registersIII)8086 has eight flagsIV)Compared to 8086, the 80286 provides a higher degree of memory protection

A [ ]) 2,3&4

B [ ]) 1,3 &4

C [v]) 1,2 & 4

D [ ]) 1,2 & 3

23) Processor status word of 8085 microprocessor has five flags?

A [v]) S, Z, AC, P, CY

B [ ]) S, OV, AC, P, CY

C [ ]) S, Z, OV, P, CY

D [ ]) S, Z, AC, P, OV

24) What are the sets of commands in a program which are not translated into machine instructions during assembly process, called?

A [ ]) Mnemonics

B [v]) Directives

C [ ]) Identifiers

D [ ]) Operands

25) The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?

A [ ]) Clock cycle

B [ ]) Memory cycle

C [ ]) Machine cycle

D [v]) Instruction cycle

26) In an intel 8085A, which is the first machine cycle of an instruction?

Page 7: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

A [v]) An op-code fetch cycle

B [ ]) A memory read cycle

C [ ]) A memory write cycle

D [ ]) An I/O read cycle

27) Both the ALU and control section of CPU employ which special purpose storage location?

A [ ]) Buffers

B [ ]) Decoders

C [v]) Accumulators

D [ ]) Registers

28) IN an intel 8085A microprocessor, why is READY signal used?

A [ ]) To indicate to user that the microprocessor is working and is ready for use.

B [v]) To provide proper WAIT states when the microprocessor is communicating with a slow peripheral device.

C [ ]) To slow down a fast peripheral device so as to communicate at the microprocessor’s device.

D [ ]) None of the above.

29) consider the following I) Sign flag II) Trap flagIII) Parity flag IV) Auxiliary carry flag Which one of the above flags is/are present in 8085 microprocessor?

A [ ]) (I) only

B [ ]) (I) & (II)

C [ ]) (II) & (III)

D [v]) (I) ,(III) & (IV)

30) Consider the following statements: In 8085 microprocessor, data-bus and address bus are multiplexed in order to I)Increase the speed of microprocessor. II)Reduce the number of pins. III)Connect more peripheral chips.Which of these statements is/are correct?

Page 8: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

A [ ]) (I) only

B [v]) (II) only

C [ ]) (II) & (III)

D [ ]) (I), (II) & (III)

31) Assertion(A): Address bus is unidirectional.Reason(R): Data bus is bidirectional

A [ ]) Both A & R are true and R is the correct explanation of A

B [v]) Both A & R are true but R is not the correct explanation of A

C [ ]) A is true but R is false

32) Assertion(A): The frequency of 8085 system is ½ of the crystal frequency.Reason(R): Microprocessor (8085) requires a two phase clock.

A [ ]) Both A & R are true and R is the correct explanation of A

B [ ]) Both A & R are true but R is not the correct explanation of A

C [v]) A is true but R is false

D [ ]) A is false but R is true

33) ALU (Arithmetic and Logic Unit ) of 8085 microprocessor consists of

A [ ]) Accumulator, temporary register, arithmetic and logic circuits

B [ ]) Accumulator, arithmetic, logic circuits and five flags

C [ ]) Accumulator, arithmetic and logic circuits

D [v]) Accumulator, temporary register, arithmetic, logic circuits and five flags

34) Which components are NOT found on chip in a microprocessor but may be found on chip in a microcontroller?

A [ ]) SRAM & USART

B [ ]) EPROM & PORTS

C [v]) EPROM, USART & PORTS

D [ ]) SRAM, EPROM & PORTS

35) The first machine cycle of an instruction is always

A [ ]) A memory read cycle

Page 9: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

B [v]) A fetch cycle

C [ ]) An I/O read cycle

D [ ]) A memory write cycle

36) The output data lines of microprocessor and memories are usually tristated because

A [v]) More than one device can transmit information over the data bus by enabling only one device at a time

B [ ]) The data line can be multiplexed for both input and output

C [ ]) More than one device can transmit over the data bus at the same time

D [ ]) It increases the speed of data transfer over the data bus

37) The correct sequence of steps in the instruction cycle of a basic computer is

A [ ]) Fetch, Execute, Decode and Read effective address.

B [ ]) Read effective address, Decode, Fetch and Execute.

C [v]) Fetch, Decode, Read effective address and, Execute.

D [ ]) Fetch, Read effective address, Decode and Execute.

38) The register which holds the information about the nature of results of arithmetic and logic operations is called as

A [ ]) Accumulator

B [ ]) Condition code register

C [v]) Flag register

D [ ]) Process status register

39) When referring to instruction words, a mnemonic is

A [ ]) a short abbreviation for the operand address.

B [ ]) a short abbreviation for the operation to be performed.

C [v]) a short abbreviation for the data word stored at the operand address.

D [ ]) shorthand for machine language.

Page 10: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

40) While using a frequency counter for measuring frequency, two modes of measurement are possible. 1. Period time 2. Frequency mode There is a ‘cross-over frequency’ below which the period mode is preferred. Assuming the crystal oscillator frequency to be 4Mhz the crossover frequency is given by

A [ ]) 8 Mhz

B [v]) 2 Mhz

C [ ]) 2 Khz

D [ ]) 1Khz

41) In 8085 microprocessor system with memory mapped I/O, which of the following is true?

A [ ]) Devices have 8-bit address line

B [ ]) Devices are accessed using IN and OUT instructions

C [ ]) There can be maximum of 256 input devices and 256 output devices

D [v]) Arithmetic and logic operations can be directly performed with the I/O data

42) Consider the following statements: Arithmetic Logic Unit (ALU)1.Performs arithmetic operations 2.Performs comparisons. 3.Communicates with I/O devices 4.Keeps watch on the systemWhich of these statements are correct?

A [ ]) 1, 2, 3 and 4

B [ ]) 1, 2 and 3

C [v]) 1 and 2 only

D [ ]) 3 and 4 only

43) A bus connected between the CPU and main memory that permits transfer of information between main memory and the CPU is known as

A [ ]) DMA bus

B [ ]) DMA bus

C [ ]) Address bus

D [ ]) DMA bus

Page 11: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

44) The operations executed by two or more control units are referred as

A [ ]) Micro-operations

B [v]) Macro-operations

C [ ]) Multi-operations

D [ ]) Bi control-operations

45) Consider the following registers: 1. Accumulator and flag register 2. B and C register 3. D and E register 4. H and L register Which of these 8-bit registers of 8085 microprocessor can be paired together to make a 16-bit register?

A [ ]) 1, 3 and 4

B [v]) 2, 3 and 4

C [ ]) 1, 2 and 3

D [ ]) 1, 2 and 4

46) In a microcomputer , the address of memory locations are binary numbers that identify each memory circuit where a byte is stored. If a microcomputer uses 20-bit address, then numbers of different memory locations are

A [ ]) 20

B [v]) 20²⁰

C [ ]) 2²⁰⁻¹

D [ ]) 2²⁰-1

47) Number of Hex digits needed to represent the 20-bit address of a memory location are

A [ ]) 20

B [ ]) 16

C [v]) 5

D [ ]) 4

48) The field, which is never present in an assembly language statement, is

A [ ]) Opcode

B [ ]) Operand

Page 12: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

C [v]) Continue

D [ ]) Comment

49) The first microprocessor to include virtual memory in the intel microprocessor family is

A [v]) 80286

B [ ]) 80386

C [ ]) 80486

D [ ]) Pentium

50) Program counter in a digital computer

A [ ]) Counts the numbers of programs run in the machine

B [ ]) Counts the number of times a subroutine is called.

C [ ]) Counts the number of times the loops are executed.

D [v]) Points the memory address of the next instruction to be fetched.

51) During which T-state, contents of OP code from memory are loaded into IR (Instruction Register)?

A [ ]) T1 OP code fetch

B [ ]) T2 OP code fetch

C [v]) T3 OP code fetch

D [ ]) T4 OP code fetch

52) Assuming LSB is at position 0 and MSB at position 7, which bit positions are not used (Undefined) in flag register of an 8085 microprocessor?

A [v]) 1, 3, 5

B [ ]) 2, 3, 5

C [ ]) 1, 2, 5

D [ ]) 1, 3, 4

53) At the beginning of a fetch cycle, the contents of the program counter are

A [ ]) incremented by one.

B [ ]) transferred to address bus.

C [v]) transferred to memory address register .

Page 13: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

D [ ]) transferred to memory data register.

54) The relation among IC (Instruction Cycle), FC (Fetch cycle) and EC (Execute Cycle) is

A [ ]) IC = FC - EC

B [v]) IC = FC + EC

C [ ]) IC = FC + 2EC

D [ ]) EC = IC + FC

55) Each instruction in an assembly language program has the following fields1. Label field 2. Mnemonic field 3. Operand field 4. Comment field What are the correct sequence of these fields?

A [v]) 1, 2, 3 and 4

B [ ]) 2, 1, 4 and 3

C [ ]) 1, 3, 2 and 4

D [ ]) 2, 4, 1 and 3

56) Total no. of instruction for 8085 microprocessor assembly language is

A [ ]) 244

B [ ]) 245

C [v]) 246

D [ ]) 247

57) An 8-bit microprocessor signifies that

A [ ]) 8-bit address bus

B [ ]) 8-bit controller

C [ ]) 8-interrupt lines

D [ ]) 8-bit data bus

58) Which one of the following microprocessor is not an 8-bit microprocessor

A [ ]) 8085

B [ ]) Z-80

C [v]) 68000

D [ ]) 6502

Page 14: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

59) The address bus of any microprocessor is always

A [v]) Unidirectional

B [ ]) Bi-directional

C [ ]) Either unidirectional or bi-directional

D [ ]) None

60) The data bus of any microprocessor is always

A [ ]) Unidirectional

B [v]) Bi-directional

C [ ]) Either unidirectional or bi-directional

D [ ]) None

61) The multiplexing of address bus and data buses is used in

A [ ]) all the microprocessors.

B [v]) depends on the internal architecture.

C [ ]) never multiplexed.

D [ ]) none of these.

62) The multiplexing of address bus and data buses are used in microprocessor

A [ ]) to reduce speed of operation

B [ ]) to increase the no. of pins

C [v]) to reduce the number of pins

D [ ]) to improve the operation

63) The multiplexing of address bus and data buses in microprocessor

A [v]) reduces speed of operation

B [ ]) increases the speed of processor

C [ ]) speed of processor does not depend upon multiplexing

D [ ]) None of these

64) The address bus width of a microprocessor which is capable of addressing 64 Kbytes of the memory is

Page 15: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

A [ ]) 8

B [ ]) 12

C [v]) 16

D [ ]) 20

65) An 8-bit microprocessor can have HHHH.. address lines.

A [ ]) 8

B [ ]) 16

C [ ]) 32

D [v]) cannot be predicted

66) A number of 1-bit registers used in microprocessors to indicate certain conditions are usually referred to as

A [ ]) shift registers

B [v]) flags

C [ ]) latches

D [ ]) counters

67) The word size of 8085 microprocessor is

A [ ]) 4-bit

B [v]) 8-bit

C [ ]) 16-bit

D [ ]) 20-bit

68) How many 16-bit special purpose registers are present in 8085 microprocessor?

A [ ]) 16

B [v]) 2

C [ ]) 8

D [ ]) 6

69) The stack pointer register in a microprocessor

A [ ]) counts the number of programs being executing on the microprocessor

B [ ]) counts the number of instructions being executing on the microprocessor

Page 16: 1) Which one of the following is not a vectored interrupt? · PDF file1) Which one of the following is not a vectored interrupt? A [ ]) TRAP. B [v]) INTR. C [ ]) RST 7.5. D [ ]) TRAP.

Microprocessor Objective TypeQuestions With Answer

Publisher : Faculty Notes Author : Panel Of Experts

Type the URL : http://www.kopykitab.com/product/11111

Get this eBook

50%OFF