1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication...

23
1 SUTS ariga

Transcript of 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication...

Page 1: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

1

SUTS

ariga

Page 2: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

SUTS Track Recognition Board

• 10 FPGA for track recognition , 1 FPGA for communication• 40cm2/h scanning power / board

Page 3: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.
Page 4: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

SUTS Over view

CameraImage processor

Track recognitionMASTER PC

Slave PC

Slave PC

Piezo driver

Stage

Piezo

1GB/s

2MB/s100MB/s

lamp

Slave PC

Page 5: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

SUTS DAQ

Track recognition board

FPGA for comunicationVirtex II 100

xilinks FPGA Virtex II 70

100 pin

PCI board with FPGA

Xilinx Spartan II

Memory

Disk

2MByte

Image data

Track data

Track recognition

PC

Page 6: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

PCI Board with FPGA

• I’m fighting against …

Page 7: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Status of Track recognition board

• The check of the connection was done.

• FPGA programming test was almost done.

• Soon , It will be connected with stage and camera …next week.

Page 8: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

SUTS tracking with old board

• 30Hz x 140micron square

• 20cm2/h

• Angle range: theta<0.2

Page 9: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Z drive

30Hz ~ 100 Hz piezo drive

Page 10: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Track recognition test

• Microtrack level

• 1e5 track/cm2

Page 11: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Track density

Page 12: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

3cm

Track density

10cm

Track density is related with air gap under the emulsion.

Page 13: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

• Strong relation with brightness.

Page 14: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Brightness control by shutter

• SUTS-CMOS-Camera have electric shutter.

• Measuring the brightness every frame, feed back to shutter speed.

Page 15: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.
Page 16: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Microtrack

Page 17: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Basetrack (raw)

Page 18: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Basetrack Linked

Page 19: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Angle resolutiondelta angle from base-angle

Page 20: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Delta angle from conventional stage

Stage X

5mm interval …. Stage speed fractuation …

Page 21: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

)

Page 22: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

Efficiency (preliminary)• 6 Plate exposed to cosmic.

• ntrk12345/ntrk12-45 = 88%

Page 23: 1 SUTS ariga. SUTS Track Recognition Board 10 FPGA for track recognition, 1 FPGA for communication 40cm2/h scanning power / board.

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

FPGA Pinout - how to define pins for FPGA

FPGA Pinout - how to define pins for FPGA

FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

VERSATILE FPGA PLATFORM Easy-access to FPGA technology

VERSATILE FPGA PLATFORM Easy-access to FPGA technology

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Development of Virtual FPGA lab and FPGA-based web browser

Development of Virtual FPGA lab and FPGA-based web browser

Reconciling Asymmetric Bilateral Trade Statistics In the Construction of Global SUTs Presented

Reconciling Asymmetric Bilateral Trade Statistics In the Construction of Global SUTs Presented

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA Acceleration by Dynamically-Loaded Hardware Librariesorbit.dtu.dk/ws/files/126373186/tr16_03_Nannarelli_A.pdf · FPGA Acceleration by Dynamically-Loaded ... FPGA Acceleration

FPGA Acceleration by Dynamically-Loaded Hardware Librariesorbit.dtu.dk/ws/files/126373186/tr16_03_Nannarelli_A.pdf · FPGA Acceleration by Dynamically-Loaded ... FPGA Acceleration

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer ...

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer ...

CATG MASUMT SUTS - bb-sensors.com

CATG MASUMT SUTS - bb-sensors.com

SUTS Data taking and processing with Monitoring K. Morishima Flab Nagoya Univ. OPERA Emulsion Workshop 2008/01/22-23.

SUTS Data taking and processing with Monitoring K. Morishima Flab Nagoya Univ. OPERA Emulsion Workshop 2008/01/22-23.

CNES feedback on the ATF280E FPGA and Space FPGA Designer

CNES feedback on the ATF280E FPGA and Space FPGA Designer

FPGA Implementation of Congestion Control Routers in …hvg.ece.concordia.ca/Publications/Thesis/Fariborz_thesis.pdf · FPGA Implementation of Congestion Control ... FPGA Implementation

FPGA Implementation of Congestion Control Routers in …hvg.ece.concordia.ca/Publications/Thesis/Fariborz_thesis.pdf · FPGA Implementation of Congestion Control ... FPGA Implementation