0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering...
-
Upload
rudolf-whitehead -
Category
Documents
-
view
213 -
download
0
description
Transcript of 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering...
![Page 1: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/1.jpg)
1
Context-Flow SOC Design Context-Flow SOC Design EnvironmentEnvironment
Rami BeidasRami Beidas
Department of Electrical and Computer Department of Electrical and Computer EngineeringEngineering
University of TorontoUniversity of Toronto
rbeidasrbeidas@@eecgeecg..torontotoronto..eduedu
![Page 2: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/2.jpg)
2
MotivationMotivation
Functional complexities andFunctional complexities andcomputational requirementscomputational requirementsin projected SOCsin projected SOCs
The use of heterogeneous multiprocessor The use of heterogeneous multiprocessor architecture with on-chip interconnection networkarchitecture with on-chip interconnection network
Problems:Problems: Lack of programming modelLack of programming model Well-defined design flowWell-defined design flow
![Page 3: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/3.jpg)
3
Context-Flow Programming ModelContext-Flow Programming Model
Motivated by coarse-grainedMotivated by coarse-grainedparallelism abundant in multimediaparallelism abundant in multimediaand networking applicationsand networking applications
based on the concept of based on the concept of contextcontext Can be realized simply by two CCan be realized simply by two C
library functions – library functions – cfNewContextcfNewContext, , cfMalloccfMalloc Directly supported by on-chip logics overlaid on Directly supported by on-chip logics overlaid on
top of the commercial on-chip fabrics (e.g.AMBA)top of the commercial on-chip fabrics (e.g.AMBA)
![Page 4: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/4.jpg)
4
Towards Scalable ArchitectureTowards Scalable Architecture
Performance gain Performance gain demonstrated on a demonstrated on a number of real-life number of real-life applicationsapplications
For larger systems, a For larger systems, a two-layer approach is two-layer approach is usedused
Traffic-dependent upper Traffic-dependent upper layer communication layer communication architecturearchitecture
MEM
MEM
MEM
MEM
MEM
MEM
MEM
PE PE PEPEPE
Tunnel
Average PE Utilization
0
10
20
30
40
50
60
70
80
1 2 3 4
Workload
Perc
enta
ge (%
)
BUS
PPS
Tunnel
![Page 5: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/5.jpg)
5
Towards Scalable SynthesisTowards Scalable Synthesis
Traditional HLS Traditional HLS algorithms vs. algorithms vs. complexity of target complexity of target applicationsapplications
Scalability of synthesis Scalability of synthesis algorithms at various algorithms at various HLS stagesHLS stages e.g. interprocedural e.g. interprocedural
register allocationregister allocation
45
81
123
185
90
45
75
109
82
0
20
40
60
80
100
120
140
160
180
200
epic mpeg2d mpeg2e pgp rasta
BenchmarkNu
mbe
r of R
egis
ters
Botton-UpGlobal
![Page 6: 0 Context-Flow SOC Design Environment Rami Beidas Department of Electrical and Computer Engineering University of Toronto eecg.toronto.edu](https://reader036.fdocuments.us/reader036/viewer/2022081901/5a4d1b4d7f8b9ab0599a63cf/html5/thumbnails/6.jpg)
6
Context-Flow SOC Design Context-Flow SOC Design EnvironmentEnvironment
RTL
PredefinedComponents
ArchSpecs
Appl inHLPL (C)
Integration
C to CF-C CF-C ScalableHLS
TraditionalRTL Flow