© intec 2002 Fabrication Process Lithography Resist coating + soft bake Exposure Post-exposure bake...

© intec 2002 http://www.intec.rug.ac.be/groupsites/opto

Fabrication Process

Lithography Resist coating + soft bake

Exposure

Post-exposure bake + development

Etching Silicon etch

Oxide Etch

Post processing Dicing

Substrate thinning

Cleaving


Si-substrate

SiO2

Si205nm

400nm

Step 1: Bare SOI wafer

Layer structure 205 Top Si layer

400nm Buried Oxide

Wafer size 8” (200mm)


Step 2: Photoresist Coating

Photoresist

Resist Shipley UV3

800nm thick


Step 3: Soft baking of resist

Photoresist


Step 4: Antireflective coating

AR-coating

AR coating No standing waves in resist

during lithography

40nm of NFC


Step 5: Illumination

Deep UV Lithography Wavelength = 248nm

NA = 0.63

Dose = 10-40 mJ

Reduction = 4X


Step 6: Post-exposure bake


Step 7: Development


Step 8: Silicon etchEtch properties

TCP9400PTX ICP-RIE Low pressure /high density

Cl2/HBr/He/O2 chemistry

Two-step break-through main etch


Step 9: Oxide Etch

Etch properties Exelan

Dual frequency Medium pressure /medium density

CF4/CHF3 chemistry


Step 10: Resist strip


Step 11: Protective Resist Layer

750m

Substrate thinning = dangerous

1-3m resist cover

Wafer is diced into 3 x 3 cm2 dies for substrate thinning


Glass plate

Bee’s wax

Step 12: Glue on glass plate

Glue = Bee’s wax Heated to ± 130°C


Glass plate

Bee’s wax

Step 13: Substrate thinning

250m

Mechanical grinding Alumina powder

5-8 hours

Remove 500m


Step 14: Cleaning and Cleaving

© intec 2002 Fabrication Process Lithography Resist coating + soft bake Exposure Post-exposure bake...

Documents

Transcript of © intec 2002 Fabrication Process Lithography Resist coating + soft bake Exposure Post-exposure bake...