me
8.Low Power Pulse Triggered Flip Flop Design
Mtech Vlsi Lab Manual II
Kaya Low Power
New Approach to VLSI Buffer Modeling, Considering
