Verilog Ref Card
Finite State Machine Datapath Design, Optimization, And Implementation
Securing FPGA bIt Stream
Introduction to Logic Synthesis Using Verilog HDL
Cummings Snug 2000 Boston FSM