On-Chip Variation
SPEF format
Signal Integrity (SI glitch)
Common clock path pessimism removal
The Big Question
Clk-to-q delay, library setup and hold time
Regular buffer v/s Clock buffer
Circuit design & SPICE simulations
