Flicker Noise in Advanced CMOS Technology: Effects ... - IMT

Post on 17-Jan-2022

2 views 0 download

Transcript of Flicker Noise in Advanced CMOS Technology: Effects ... - IMT

Flicker Noise in Advanced CMOS Technology: Effects of Halo Implant

Navid Paydavosi,Sriramkumar Venugopalan,     

Angada Sachid,Ali Niknejad

Sagnik Dey,Samuel Martin,

Xin ZhangAli Niknejad,Chenming Hu

Electrical Engineering and Computer ScienceUniversity of California, Berkeley

Advanced CMOS Technology DevelopmentTexas Instruments Dallas, TX, U.S.A 

University of California, Berkeley Berkeley, CA, U.S.A.

1UC Berkeley, ESSDERC 2013

OutlineOutline

• Motivation

• Flicker Noise and Unified Flicker Noise Model

• Measurements

• Model

• Verification 

• Discussions

• Conclusions

2UC Berkeley, ESSDERC 2013

Motivation: System On ChipMotivation: System On Chip

digital CMOS

• Short Channel      Effects

RF CMOS • Noise

3UC Berkeley, ESSDERC 2013

Flicker (1/f) NoiseFlicker (1/f) Noise• Flicker noise: the fluctuation of drain current due to 

Oxide Traps:Oxide Traps:1. Reduction in channel carrier density2. Change in mobility due to Coulomb Scattering

Gate

Donor type

Gate

Donor type

Oxide

Donor typeAcceptor type

Donor typeAcceptor type

Source DrainSource Drain

4UC Berkeley, ESSDERC 2013

Unified Flicker Noise ModelUnified Flicker Noise Model

5UC Berkeley, ESSDERC 2013

Halo (Pocket) ImplantHalo (Pocket) Implant• non‐uniform doping concentration

• non‐uniform trap distribution [2,5,8,9]

6UC Berkeley, ESSDERC 2013

Approaches Suggested in LiteratureApproaches Suggested in Literature

Assuming only non‐uniform doping concentration:

[11]

The equation and the graph have been taken directly from [11]:Pocket implantation effect on drain current flicker noise in analog nMOSFET devices, Wu et al.,Pocket implantation effect on drain current flicker noise in analog nMOSFET devices, Wu et al., TED, vol. 51, no. 8, 2004

7UC Berkeley, ESSDERC 2013

MeasurementMeasurement • Measurements were done on short and long‐channel NMOSsfabricated by CMOS 45‐nm node technologyfabricated by CMOS 45 nm node technology

• A S300 semi‐auto prober with BTA9812 noise analyzer were used

Drain Current Increasing

8UC Berkeley, ESSDERC 2013

MeasurementMeasurement 

Width:Width:Long‐channel: 10 µmShort‐channel: 5 µm

Short Channel

Long Channel

9UC Berkeley, ESSDERC 2013

MeasurementMeasurement Observations:

1) Comparable Noise in Short and long channels

2) Significant biasShort Channel

2) Significant biasdependence

Long ChannelLong Channel

10UC Berkeley, ESSDERC 2013

MeasurementMeasurement Observations:

1) Comparable Noise in Short and long channels

2) Significant bias2) Significant biasdependence

3) Usual practice of theunified flicker‐noiseunified flicker noisemodel is inadequate

More complex mechanisms are 

Involved.

11UC Berkeley, ESSDERC 2013

MethodologyMethodology

Pocket MOSFET Intrinsic MOSFETPocket MOSFET Intrinsic MOSFET

12UC Berkeley, ESSDERC 2013

Methodology contMethodology cont.

• Weighted contributions based on the equivalentWeighted contributions based on the equivalent transimpedances

BSIM6HSPICE,HSPICE,small signal analysis

13UC Berkeley, ESSDERC 2013

BSIM6: Industry Standard bulk modelBSIM6: Industry Standard bulk model

• BSIM6 – Industry standard bulk MOSFET model

– All real device effects (SCE, CLM etc.) from BSIM4

• SymmetrySymmetry 

– Currents, Caps & derivatives are symmetric @ VDS=0

– Provide accurate results in analog/RF simulations e gProvide accurate results in analog/RF simulations e.g. Harmonic Distortion simulation

• Physical Capacitance modelPhysical Capacitance model

• Smooth behavior in all regions of operations

Faster Convergence– Faster Convergence

UC Berkeley, ESSDERC 2013 14

BSIM6: AC Symmetry test (C McAndrew IEEE TED 2006)(C. McAndrew, IEEE TED, 2006)

Capacitance & derivatives are symmetric

UC Berkeley, ESSDERC 2013 15

Model Validation: Long ChannelModel Validation: Long Channel

A B CA, B, C

A’, B’, C’, NDEP

16UC Berkeley, ESSDERC 2013

DiscussionDiscussion

1 0

17UC Berkeley, ESSDERC 2013

DiscussionDiscussion

10

18UC Berkeley, ESSDERC 2013

Model Validation: Short ChannelModel Validation: Short Channel

19UC Berkeley, ESSDERC 2013

DiscussionDiscussion

20UC Berkeley, ESSDERC 2013

DiscussionDiscussion

UC Berkeley, ESSDERC 2013 21

ConclusionsConclusions

22UC Berkeley, ESSDERC 2013

THANKS FOR LISTENINGTHANKS FOR LISTENING,ANY QUESTION?

UC Berkeley, ESSDERC 2013 23