Post on 27-Jan-2020
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
External Use
Applied Reflexion® LK Prime™
CMP System Enabling High-Volume Manufacturing of
Advanced 3D Microchips
July 7, 2014
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Transistors Transitioning from Planar to 3D
Images Source: Public announcements and conference publications
Planar Logic 3D FinFET 2D NAND 3D NAND
Chemical Mechanical Planarization (CMP) controls device performance
More complex sequence demands higher productivity
Comprehensive capabilities needed to meet requirements
Nanometer-level uniformity required
Up to 10 additional CMP steps
Planarization and process stability
required for extremely long polish
Up to 5 additional CMP steps
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
On-Wafer Performance
► Improved uniformity
► Fewer defects
Flexibility
► Application-specific processes
Extendibility
► Multi-generation capabilities
Productivity
► More wafers, less fab space
Better on-wafer results enable new device architectures
CMP: Key Enabler of 3D Device Fabrication
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Sets new performance
and productivity
benchmarks for
fabricating FinFET and
3D NAND devices.
Applied Reflexion® LK Prime™ CMP System
Comprehensive CMP solution for next-generation devices
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Titan Edge™ polishing head improves removal
uniformity
Enhanced FullVision™ process control
New pre-cleaning module reduces defectivity
Real-time process control for new materials
14 processing stations (polishing + cleaning)
Optimized wafer handling
Enabling Technology for 3D Devices
Flexible, extendible CMP for advanced architectures
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Improved Productivity and Flexibility
Distributed processing improves stability and polish precision
Sequential processing enables multi-step applications
Parallel processing improves productivity
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
The Platform for the Future
Designed to enable 3D device architectures
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Silicon
Oxide
Silicon
Multi-step polishing stabilizes removal rate and profile
Smoother Topography
Single Step Multi-Step
Oxide
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Silicon
Oxide
Silicon
Multi-step polishing stabilizes removal rate and profile
Smoother Topography
Single Step Multi-Step
Oxide
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Oxide
Silicon
Oxide
Silicon
Multi-step polishing stabilizes removal rate and profile
Smoother Topography
Single Step Multi-Step
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Oxide
Silicon
Oxide
Silicon
Multi-step polishing stabilizes removal rate and profile
Smoother Topography
Single Step Multi-Step
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Oxide
Silicon
Oxide
Silicon
Multi-step polishing stabilizes removal rate and profile
Smoother Topography
Single Step Multi-Step
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Oxide
Silicon
Oxide
Silicon
No Residue Minimal Dishing
Multi-step polishing stabilizes removal rate and profile
Residue Dishing
Smoother Topography
Single Step Multi-Step
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Oxide
Silicon
Oxide
Silicon
Smoother Topography
No Residue Minimal Dishing Residue Dishing
Multi-step polishing stabilizes removal rate and profile
Single Step Multi-Step
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Within-Wafer Poly FinFET Uniformity
LK Prime enables nanometer-scale process control
29
13
7
0
5
10
15
20
25
30
Single-Step No ProcessControl
Single-Step ProcessControl
Multi-Step ProcessControl with LK Prime
Wit
hin
-Wafe
r R
an
ge (
nm
)
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Wafer-to-Wafer Metal Gate Uniformity
7
5
3
0
1
2
3
4
5
6
7
8
Baseline Capability Better Edge Control Feed-Forward ProcessControl With LK Prime
LK Prime enables nanometer-scale process control
Wafe
r-to
-Wafe
r R
an
ge (
nm
)
External Use
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38
Best On-Wafer Performance − Polish heads
− In-situ process control
− Chemical buff
Highest Throughput Density − 14 processing stations
− Up to 2x higher throughput
Flexible and Extendible
− Batch, parallel, and sequential
processing
− Multi-generation capabilities
Comprehensive CMP for 3D devices
Applied Reflexion LK Prime CMP System
R 139
G 141
B 142
R 224
G 225
B 221
R 69
G 153
B 195
R 254
G 203
B 0
R 255
G 121
B 1
R 205
G 32
B 44
R 163
G 219
B 232
R 122
G 184
B 0
R 77
G 79
B 83
R 6
G 30
B 60
R 4
G 19
B 38